Micron Technology Logo

Micron Technology

Sr Design Automation Engineer, Simulation

Posted 21 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
104K-221K Annually
Senior level
In-Office
San Jose, CA, USA
104K-221K Annually
Senior level
Develop and optimize analog and digital circuit simulation and verification flows for memory design teams. Build scalable software systems, integrate EDA tools, improve design productivity, and reduce pre-silicon failures. Lead AI-assisted and automated simulation workflows, troubleshoot complex circuit issues, collaborate with global engineering teams and EDA vendors, and provide technical guidance to junior engineers.
The summary above was generated by AI
Our vision is to transform how the world uses information to enrich life for all .
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
In this position, you will be joining a brilliant team to collaborate with Micron's various design and verification teams all over the world, support the efforts of design verification flow development, optimization, and implementation and work with cross-functional team to assure the best cost, quality, reliability, time-to-market, and customer satisfaction
We are seeking a talented CAD senior engineer specialized in analog and digital simulations to join our high-achieving engineering team. As a CAD senior engineer, you will play a pivotal role in optimizing and simulating complex analog and digital circuits, contributing to the development of state-of-the-art products that shape our industry. You will get a chance to develop the industry's first and unique flows to enhance productivity and reduce pre-silicon failures.
Responsibilities:
  • Work closely with memory design teams and solve their daily challenges and provide complete solutions for the future.
  • Proactively identify problem areas for improvement, propose, and develop innovative solutions.
  • Develop highly scalable, and clean software systems.
  • Continuously evaluate and implement new tools and technologies to improve the current software flows.
  • Work with EDA vendors to evaluate and integrate EDA tools in CAD flows.
  • Lead agentic flow implementation using AI-assisted and automated workflows, applying copilot-based assistants, agentic AI flows, and rule-aware automation to circuit simulation & verification.
  • Provide technical leadership and guidance to junior engineers, fostering their professional growth and development.

Qualifications:
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical field with 5+ years industry experience.
  • Experience in analog circuit simulation flows.
  • Expert in circuit simulation debugging with required knowledge of leading-edge circuit design and simulation methodologies.
  • Hands on experience with one of the circuit simulators (Finesim/Primesim/XA/Spectre/VCS/Xcelium etc.)
  • Hands-on experience with Cadence custom IC Virtuoso platform, Virtuoso-L, and Virtuoso-XL, schematic capture, or Synopsys custom compiler or equivalent.

Preferred Qualifications:
  • Develop and deploy AI-enabled methodologies for circuit simulation flows
  • Hands on with Python/Perl Object Oriented Programming.
  • Good understanding of CMOS concepts and electronic fundamentals.
  • Knowledge of Linux, LSF, shell scripting, TCL scripting, SKILL(Cadence) language.
  • Knowledge of parasitic extraction tools like StarRC/Quantus will be an added advantage.
  • Excellent problem-solving skills with the ability to troubleshoot complex circuit issues effectively.
  • Proficiency in working effectively with global teams and stakeholders.
  • Experience in EM/IR & STA (Static Timing Analysis) will be an added advantage.
  • Experience in AI/ML will be an added advantage.

The US base salary range that Micron Technology estimates it could pay for this full-time position is:
$104,000.00 - $221,000.00 a year
Additional compensation may include benefits, bonuses and equity.
Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target base pay for new hire salaries of the position across all US locations. Within the range, individual pay is determined by work location and additional job-related factors, including knowledge, skills, experience, tenure and relevant education or training. The pay scale is subject to change depending on business needs. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits.
As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits .
Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.
To learn about your right to work click here.
To learn more about Micron, please visit micron.com/careers
US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron's People Organization at [email protected] or 1-800-336-8918 (select option #3)
Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.
Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.
AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.
Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.

Micron Technology Milpitas, California, USA Office

540 Alder Dr, Milpitas, CA, United States, 95035

Similar Jobs at Micron Technology

Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
The SMTS/DMTS role in Process Equipment Engineering entails leading technical projects, mentoring engineers, and driving equipment innovation for semiconductor manufacturing.
Top Skills: CmpDiffusionDry EtchImplantationLithographyMetrologySemiconductor EquipmentThin FilmWet Etch
3 Hours Ago
In-Office
Internship
Internship
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Conduct hands-on semiconductor dry etch process development: design and run experiments, analyze statistical and manufacturing data, collaborate with cross-functional teams, apply AI or programming tools to optimize processes, and present technical results to engineering leadership.
Top Skills: Ai-Enabled Analysis ToolsData Visualization ToolsDry EtchJmpMatlabPlasma EtchPythonStatistical Analysis Software
3 Hours Ago
In-Office
Entry level
Entry level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Entry-level Process Integration Engineer responsible for optimizing semiconductor manufacturing processes, improving yield, quality, cost, and reliability, and supporting technology transfers and new product qualifications. The role involves root cause analysis, failure analysis, DOE, SPC, FMEA, 8D, process trend monitoring, equipment and material validation, and collaboration across engineering, manufacturing, quality, and suppliers. International travel may be required for training and technology transfer.
Top Skills: Advanced Process Control (Apc)Agentic AiCmosDesign Of Experiments (Doe)DramFault Detection And Classification (Fdc)JmpMosfetRun-To-Run Manufacturing System (Rms)Statistical Process Control (Spc)

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account