Design and integrate digital circuit logic for image sensor and ISP systems, including sensor timing control, data paths, chip architecture, and SoC integration. Collaborate on PPA optimization, physical design, timing closure, DFT, verification, silicon bring-up, debugging, and image quality tuning. Support validation and production readiness while working with analog, digital, algorithm, and application engineering teams.
Key Responsibilities:
- Design and implement sensor timing control logic and contribute to ISP system-level integration
- Participate in chip-level architecture definition, including analog interfaces, control logic, image data processing pipelines, and power/performance/area (PPA) trade-offs
- Integrate and validate ISP data paths based on PRD, design specifications, and overall SoC architecture
- Collaborate closely with CIS project leads and sensor digital/analog engineers for system integration and validation
- Work with physical design teams on floor planning, timing closure, and DFT implementation
- Perform full-chip integration and verification
- Support chip bring-up, validation, and silicon debugging
- Collaborate with algorithm and application engineers on image tuning, optimization, and qualification
- Support silicon validation, debugging, and image quality tuning through production readiness
Minimum Qualifications
- Bachelor’s degree in Electrical Engineering, Computer Engineering, or a closely related field, or equivalent practical experience
- At least 4 years of hands-on experience designing RTL digital logic using Verilog/System Verilog, or equivalent industry experience
- Proficiency with scripting languages such as Python or Perl to support design, verification, and automation workflows
- Experience analyzing and optimizing area, power, and performance (PPA) trade-offs in digital designs
Preferred Qualifications
- Master’s degree or PhD in Electrical Engineering, Computer Engineering, or a related discipline
- Strong background in image sensor and camera system design or integration
- Experience with high-speed MIPI interfaces (e.g., CSI-2 / D-PHY / C-PHY)
- Practical experience with Image Signal Processing (ISP) architectures and pipelines
Annual base salary for this role in California, US is expected to be between $130,600 - $160,000. Actual pay will be determined on several factors such as relevant skills and experience, and the pay of employees in the similar role.
EOE/Minorities/Females/Vet/Disability
EOE/Minorities/Females/Vet/Disability
OMNIVISION Santa Clara, California, USA Office
4275 Burton Dr, Santa Clara, California, United States, 95054 1512
Similar Jobs
Semiconductor • Manufacturing
Design and integrate digital circuit logic for image sensor and ISP systems. Responsibilities include chip architecture, RTL implementation, ISP data-path integration, PPA optimization, physical design collaboration, verification, chip bring-up, silicon debugging, and image quality tuning. The role works closely with sensor, algorithm, application, and physical design teams to achieve production readiness.
Top Skills:
C-PhyD-PhyDesign-For-Test (Dft)Image Signal Processing (Isp)Mipi Csi-2PerlPythonRtlSystemverilogVerilog
Hardware
The Sr. Electrical Design Engineer will design and develop PCBA with analog and digital circuits, conduct feasibility studies, analyze circuit performance, and collaborate with cross-functional teams.
Top Skills:
Cad ToolsLtsimOrcadPspice
.png)
Artificial Intelligence • Big Data • Software • Analytics • Business Intelligence • Big Data Analytics
Own renewals and expansion for an assigned portfolio of existing SMB and mid-market SaaS customers. Identify upsell opportunities, manage commercial conversations, maintain pipeline and forecast hygiene, and coordinate with Sales Engineering, Customer Engineering, Sales leadership, and account executives. Help establish the company’s expansion sales playbook and territory model as a founding member of the function.
Top Skills:
SaaS
What you need to know about the San Francisco Tech Scene
San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
