SpaceX Logo

SpaceX

Sr. High-Speed Electro-Optical IC Engineer (RFIC Engineering)

Posted 26 Days Ago
Be an Early Applicant
In-Office
Palo Alto, CA, USA
175K-280K Annually
Senior level
In-Office
Palo Alto, CA, USA
175K-280K Annually
Senior level
Designs and develops high-speed silicon photonics and RF/analog/mixed-signal integrated circuits for Starlink optical links. Responsibilities include circuit and optical building-block simulation, subsystem specification, IC floorplanning and layout, package and parasitic modeling, electrical and optical characterization, automated test development, and production qualification support. The role collaborates with systems, DSP, ASIC, firmware, architecture, validation, and manufacturing teams to deliver PIC/EIC solutions for space and ground infrastructure.
The summary above was generated by AI

SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.

SR. HIGH-SPEED ELECTRO-OPTICAL IC ENGINEER (RFIC ENGINEERING) 

At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink, the world’s most advanced broadband internet system. Starlink is the world’s largest satellite constellation and is providing fast, reliable internet to millions of users worldwide. We design, build, test, and operate all parts of the system – thousands of satellites, consumer receivers that allow users to connect within minutes of unboxing, and the software that brings it all together. We’ve only begun to scratch the surface of Starlink’s potential global impact and are looking for best-in-class engineers to help maximize Starlink’s utility for communities and businesses around the globe.

We are seeking a motivated, proactive, and intellectually curious Electrical-optical Silicon photonics IC engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering). In this role, you will be developing cutting-edge next-generation PIC/EIC for deployment in space and ground infrastructures around the globe. These chips are enabling connectivity in places it has not previously been available, affordable or reliable. Join us to help deliver cutting-edge solutions that will expand the performance and capabilities of the Starlink network.

RESPONSIBILITIES: 

  • Design, simulate and model electro-optical building blocks for a silicon photonics solution
  • Design, simulate and model RF/analog/mixed signal circuits and systems
  • Derive specifications for the Photonics IC/Electrical IC subsystems and circuits
  • Develop Analog/Mixed-Signal/RF/Microwave circuits in SiGe or CMOS processes
  • Work with system architects, DSP and electro-optics, and ASIC engineers to partition functions between hardware and software domains
  • Perform IC floor planning and layout
  • Model package and external parasitic components
  • Evaluate, characterize and measure electrical and optical building blocks of a high-speed optical link solution
  • Assist in the development of automated test lab equipment for lab measurements
  • Work with manufacturing engineers on production testing and qualification of the EIC/PIC components and systems

BASIC QUALIFICATIONS: 

  • Bachelor's degree in electrical engineering, computer engineering, or computer science 
  • 5+ years of photonics or electro-optical integrated circuit design

PREFERRED SKILLS AND EXPERIENCE: 

  • Master's degree or PhD in electrical engineering or computer engineering with an emphasis in electro-optics integrated circuit design
  • Experience using simulation tools such as Spectre, ADS, HFSS or Momentum, Ansys Lumerical, COMSOL
  • Photonics design skills, and experience performing analysis and simulation of optical building blocks such as MZM and Microring modulators, Ge Photo diodes, dWDM filters, waveguides, couplers, dividers and polarization management circuitry
  • Electrical circuit design skills, and experience performing analysis and simulation of both linear and non-linear circuits such as high bandwidth modulator drivers, TIAs, CTLEs, filters, low noise and power amplifiers.
  • Knowledge of advanced packaging technology for optical engine integration in a co-package optics (CPO) solution
  • Experience working on wideband circuit designs supporting high speed Serdes links with more than 100Gbps data rate and BW exceeding 10s of GHz
  • Familiarity with high speed SerDes architecture, modulation schemes such as NRZ and PAM4 and link protocols
  • Familiarity with optical and radio related test equipment such as spectrum analyzers, vector signal analyzers, vector signal generators, high speed oscilloscopes and BERTs
  • Experience characterizing EIC/PIC performance for high speed optical Serdes

ADDITIONAL REQUIREMENTS:  

  • Ability to work long hours and weekends as necessary to support critical milestones 
  • This role can be based in Palo Alto, CA or Redmond, WA
COMPENSATION AND BENEFITS:
Pay Range:
Level 3: $175,000.00 - $280,000.00

Your actual level and base salary will be determined on a case-by-case basis and may vary based on the following considerations: job-related knowledge and skills, education, and experience.

Base salary is just one part of your total rewards package at SpaceX. You may also be eligible for long-term incentives, in the form of company stock or long-term cash awards, as well as potential discretionary bonuses and the ability to purchase additional stock at a discount through an Employee Stock Purchase Plan. You will also receive access to comprehensive medical, vision, and dental coverage, access to a 401(k) retirement plan, short and long-term disability insurance, life insurance, paid parental leave, and various other discounts and perks. You may also accrue 3 weeks of paid vacation and will be eligible for 10 or more paid holidays per year. Employees accrue paid sick leave pursuant to Company policy which satisfies or exceeds the accrual, carryover, and use requirements of the law.

ITAR REQUIREMENTS:

  • To conform to U.S. Government export regulations, applicant must be a (i) U.S. citizen or national, (ii) U.S. lawful, permanent resident (aka green card holder), (iii) Refugee under 8 U.S.C. § 1157, or (iv) Asylee under 8 U.S.C. § 1158, or be eligible to obtain the required authorizations from the U.S. Department of State. Learn more about the ITAR here.  

SpaceX is an Equal Opportunity Employer; employment with SpaceX is governed on the basis of merit, competence and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, mental or physical disability or any other legally protected status.

Applicants wishing to view a copy of SpaceX’s Affirmative Action Plan for veterans and individuals with disabilities, or applicants requiring reasonable accommodation to the application/interview process should reach out to [email protected]. 

Similar Jobs

10 Minutes Ago
In-Office
Sunnyvale, CA, USA
157K-210K Annually
Senior level
157K-210K Annually
Senior level
Cloud • Information Technology • Machine Learning
Lead infrastructure capacity planning for hardware New Product Introduction programs. Track power, cooling, network, and data center hardware roadmaps; determine ordering cut-over points; define scope and BOM requirements; and coordinate Capacity, Supply Chain, Construction, Design, Engineering, and vendors. Drive infrastructure-readiness workstreams, milestones, risks, technical documentation, and scaling plans for new GPU, CPU, rack, power, cooling, and networking systems, including liquid-cooling architecture transitions.
Top Skills: Coolant Distribution Units (Cdus)Cooling InfrastructureCpusData Center InfrastructureDcim PlatformsGpusLiquid CoolingNetwork InfrastructurePower Infrastructure
21 Minutes Ago
Hybrid
17-28 Hourly
Junior
17-28 Hourly
Junior
eCommerce • Fashion • Retail • Sales • Wearables • Design
Lead store team members to meet sales targets and deliver exceptional customer experiences. Coach values and implements company initiatives, analyzes sales trends, supports recruiting/training/performance management, enforces policies, mentors clienteling and conflict resolution, and performs physical stockroom and sales-floor tasks.
25 Minutes Ago
In-Office
San Jose, CA, USA
171K-374K Annually
Entry level
171K-374K Annually
Entry level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Provide system-level architecture and technical leadership for UFS, client SSD, and automotive SSD products. Translate requirements into architectures, lead tradeoff analysis, evaluate NAND-controller-firmware interactions, define power and qualification strategies, conduct data-driven validation and reliability analysis using AI tools, resolve complex cross-functional issues, and mentor engineering teams across product development and manufacturing.
Top Skills: Ai ToolsAutomotive SsdClient SsdController AsicsFirmwareHost InterfacesNandPcbPower DeliveryPower IntegritySignal IntegritySsdUfs

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account