Cadence Design Systems
Sr Principal HW Design Engineer-Emulation Acceleration System Platform
Cadence is the leader in hardware emulation-acceleration technologies and products. Looking for a hands-on Sr Principal HW Design Engineer/HW architect who wants to expand their scope and grow their career. This position is located in our San Jose headquarter office, reports to the Sr Engineering Group Director of R&D and works in a growing talented organization.
Our emulation-acceleration system platform is the most advanced industry-leading configurable scalable system, generation after generation, used in labs and datacenters. This position requires the engineer to architect systems, design boards, schematic entry, work with layout engineers to do PCB layout, signal integrity knowledge, bring-up, and sustain the current hardware platforms.
Key responsibilities
- Responsible for architecture, design, bring-up, and sustain of hardware system platform.
- Continuously develop and apply technical domain expertise in Hardware Engineering. Maintain a strong, high level of competence in Electrical and/or Computer engineering to promote the incorporation of relevant technology into products and/or processes; and provide leadership and guidance to junior technical staff members.
- Establish and maintain Engineering Hardware standards, procedures, performance levels and documentation requirements. Propose and lead process improvement initiatives to drive breakthrough productivity and quality. Lead design reviews.
- Strong technical domain expertise in Electrical Engineering principles, concepts, and methods, and global standards compliance in order to work through technical issues of design integrity, manufacturability, and quality issues mitigation.
Qualifications
Bachelor degree in Electrical Engineering. with a minimum of 12 years of experience OR MS with a minimum of 10 years of experience OR PhD with a minimum of 8 years of experience
- Minimum of 10 years of experience in developing board level hardware and systems
- Demonstrated leader in guiding junior HW engineers.
- Proven success in taking HW systems from concept to production.
- Experience in system architecture, SI/PI, power, BM, high speed interfaces, …
- Experience with schematic capture software
- Good communication especially in creation of plans and reports.
- Familiarity with volume manufacturing methods and processes is a plus.
- Ability to lead and contribute to cross-functional teams, demonstrate good interpersonal skills, be able to operate independently and multiplex your time between many diverse tasks
The annual salary range for California is $178,500 to $331,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We’re doing work that matters. Help us solve what others can’t.Cadence Design Systems San Jose, California, USA Office
2655 Seely Avenue, San Jose, CA, United States, 95134
Cadence Design Systems Santa Clara, California, USA Office
Santa Clara, United States
Cadence Design Systems Sunnyvale, California, USA Office
Sunnyvale, United States
Similar Jobs
What you need to know about the San Francisco Tech Scene
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine



