Cadence Design Systems Logo

Cadence Design Systems

Sr. Principal Product Engineer

Posted 20 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
154K-286K Annually
Senior level
In-Office
San Jose, CA, USA
154K-286K Annually
Senior level
The role involves supporting digital products, resolving customer issues, conducting benchmarks, and developing innovative design methodologies tailored to customer needs.
The summary above was generated by AI
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

This position presents an exciting opportunity within Cadence’s Digital and Signoff Group (DSG) for a Product Engineer. In this dynamic environment, you’ll collaborate closely with R&D, Application Engineering & product marketing teams to help drive the development of advanced chip design software tools. As a Product Engineer, you will serve as a key technical resource, providing place-and-route expertise to both Cadence customers and internal development teams.

Candidates should bring a strong motivation and energy, along with a thorough understanding of ASIC design methodologies across all stages of the RTL to GDSII flow. Hands-on experience with timing closure and PPA optimization at 7nm and below is essential. Your analytical strengths will be vital in diagnosing customer challenges and delivering well-organized solutions. Excellent communication skills are required to ensure clear and effective collaboration.

Responsibilities for this role include supporting Cadence’s digital products, tracking and resolving customer issues alongside R&D and release teams, and conducting design benchmarks. You will also develop innovative flows and methodologies tailored to customer needs.

To qualify, applicants must possess a 

  • BS in Electrical Engineering with at least three years of experience, or an MS in Electrical Engineering with a minimum of one year in digital implementation as either a design or product engineer
  • Candidates should demonstrate a solid understanding of VLSI physical design and timing analysis, including familiarity with clock tree synthesis, routing optimization, and silicon signoff challenges
  • Experience with industry-standard EDA tools for synthesis, physical design, and signoff at 7nm and below nodes is required
  • Proficiency in scripting languages or AI tools for productivity enhancement will be considered an asset
  • Strong verbal and written communication skills 

The annual salary range for California is $154,000 to $286,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.
HQ

Cadence Design Systems San Jose, California, USA Office

2655 Seely Avenue, San Jose, CA, United States, 95134

Similar Jobs

Yesterday
In-Office
San Jose, CA, USA
154K-286K Annually
Senior level
154K-286K Annually
Senior level
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
As a Product Engineer at Cadence, you will provide technical expertise in ASIC design, collaborate on software development, and optimize design methodologies for customer-specific goals.
Top Skills: Asic Design FlowEda ToolsPerlPythonRtl-To-GdsiiTcl
6 Days Ago
In-Office
San Jose, CA, USA
110K-175K Annually
Mid level
110K-175K Annually
Mid level
Information Technology • Semiconductor • Industrial
Design and execute test plans for PCIe and NVMe SSDs, resolve issues, oversee testing, and collaborate with teams to ensure quality and compliance.
Top Skills: C/C++Linux KernelNvmeNvme-MiOcpPciePythonSmbus
8 Days Ago
In-Office
San Jose, CA, USA
154K-286K Annually
Senior level
154K-286K Annually
Senior level
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
The role involves developing and maintaining EDA products, integrating them with other tools, capturing user feedback, and ensuring software quality for client releases.
Top Skills: 3D Computational ElectromagneticsCadence Msa ProductsClarityFdtdFemMicrowave OfficeMomOptimizpiPackage Si/Pi SimulationPcbPowersiSigirtyXtractim

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account