Lightmatter Logo

Lightmatter

Sr/Staff Digital Design Engineer

Posted Yesterday
Be an Early Applicant
In-Office
Mountain View, CA, USA
164K-222K Annually
Senior level
In-Office
Mountain View, CA, USA
164K-222K Annually
Senior level
Develop RTL and DFT-aware digital modules for advanced AI accelerator ASICs. Debug complex logic and mixed-signal simulations, integrate silicon photonics with digital designs, and collaborate across architecture, verification, physical design, analog, photonics, and software teams. Drive high-performance, low-power implementations through tape-out, document functionality and timing, and manage technical risks and schedules.
The summary above was generated by AI

Lightmatter is leading the revolution in AI data center infrastructure, enabling the next giant leaps in human progress. The company invented the world’s first 3D-stacked photonics engine, Passage™, capable of connecting thousands to millions of processors at the speed of light in extreme-scale data centers for the most advanced AI and HPC workloads.

Lightmatter raised $400 million in its Series D round, reaching a valuation of $4.4 billion. We will continue to accelerate the development of data center photonics and grow every department at Lightmatter!

If you're passionate about tackling complex challenges, making an impact, and being an expert in your craft, join our team of brilliant scientists, engineers, and accomplished industry leaders.

Lightmatter is (re)inventing the future of computing with light!

We are hiring a Digital Design Engineer to help develop an ASIC for the next-generation artificial intelligence computing architecture alongside a team of world-class scientists and engineers. If your passion is innovation, solving challenging technical problems, and doing impactful work, you should join our team and help build the world's first optical computers!

Responsibilities

  • Develop RTL (i.e. system Verilog) modules with DFT considerations for IC development
  • Debug complex logic and mixed signal simulations
  • Understand and integrate silicon photonic communication and compute technology into digital accelerator design
  • Actively work with Architecture, Design Verification, Physical Design, Photonic, Analog and Software teams to realize high performance, low power designs in advanced technology nodes
  • Create design specifications and documentation to facilitate collaboration with partner teams
  • Generate documentation for modules, including functionality and timing
  • Manage RTL implementation to achieve functionally correct, performant designs within project schedules by identifying, communicating and mitigating risks.

Qualifications 

  • Bachelor’s degree in Electrical or Computer Engineering (or related fields)
  • At least 5 years of experience in ASIC design or a similar high-speed chip design with multiple successful tape outs
  • Proficiency in SystemVerilog or Verilog for digital logic design
  • Proven experience debugging complex logic and mixed-signal simulations using industry-standard EDA tools (e.g., Synopsys VCS, Cadence Xcelium, Questa, or equivalent mixed-signal co-simulation environments)
  • Demonstrated track record of delivering high-performance, low-power digital designs in advanced semiconductor process nodes

Preferred Qualifications

  • Master's degree in Electrical or Computer Engineering (or related fields)
  • Experience in communication protocols (e.g. PCIe)
  • Knowledge of processor design, accelerators, and/or memory hierarchies
  • Exposure to silicon photonics (SiPh), optical compute/interconnect architectures, or electro-optic interface integration.
  • Strong scripting skills in Python, Perl, Tcl, or Bash to automate simulation and design workflows.
  • Experience interfacing digital logic directly with analog mixed-signal (AMS) IP (e.g., SerDes, ADCs/DACs, optical transceivers)

We offer competitive compensation. The base salary range for this role determined based on location, experience, educational background, and market data.

Salary Range: total compensation goes beyond base salary, it also includes a new hire equity grant, annual performance-based equity, and other rewards that recognize your impact and contribution.
$164,000—$222,000 USD
Benefits
  • Comprehensive Health Care Plan (Medical, Dental & Vision)
  • Retirement Savings Matching Program
  • Life Insurance (Basic, Voluntary & AD&D)
  • Generous Time Off (Vacation, Sick & Public Holidays)
  • Paid Family Leave
  • Short Term & Long Term Disability
  • Training & Development
  • Commuter Benefits
  • Flexible, hybrid workplace model
  • Equity grants (applicable to full-time employees)

Benefits eligibility may vary depending on your employment status and location. Lightmatter recruits, employs, trains, compensates, and promotes regardless of race, religion, color, national origin, sex, disability, age, veteran status, and other protected status as required by applicable law.

Export Control

Candidates should have capacity to comply with the federally mandated requirements of U.S. export control laws. 

Lightmatter Mountain View, California, USA Office

At Lightmatter, we have a flexible work structure; employees work remotely and work from our physical offices located in Boston, MA, and Mountain View, CA

Similar Jobs

18 Days Ago
In-Office
136K-201K Annually
Senior level
136K-201K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
Designs and develops synthesizable RTL for digital ICs, translating architecture into Verilog/SystemVerilog IP blocks and subsystems. Performs linting, CDC, low-power, timing, area, and power analysis; supports synthesis and timing closure. Debugs issues through simulation, emulation, FPGA prototyping, and silicon bring-up. Owns major sub-circuit blocks, investigates model-to-hardware correlation, contributes innovative optimizations, and mentors less experienced engineers.
Top Skills: CdcFpgaRtlSystemverilogUvmVerilog
One Month Ago
In-Office
136K-201K Annually
Senior level
136K-201K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
Lead digital ASIC design for high-performance connectivity silicon supporting AI data centers. Responsibilities include SoC microarchitecture, SystemVerilog RTL development, ASIC front-end flows, timing and power optimization, subsystem integration, verification strategy, emulation, FPGA prototyping, and silicon bring-up. The role focuses on DSP pipelines, high-speed datapaths, Ethernet protocols, PHY logic, and advanced process nodes while mentoring engineers and driving technical direction.
Top Skills: AsicBchCdc/RdcCtleDfeDspEmulationEthernetFecFfeFpga PrototypingLdpcmacOSPcsPhyPnrRsRtlSerdesStaSynthesisSystemverilog
10 Days Ago
In-Office
San Jose, CA, USA
160K-250K Annually
Senior level
160K-250K Annually
Senior level
Hardware • Information Technology • Semiconductor
Design and implement synthesizable RTL for high-speed SerDes PHY DSP blocks, including equalization and clock-data recovery functions. Define microarchitecture, translate DSP algorithms into RTL, optimize for power, performance, area, and latency, and verify designs. Support ASIC implementation, timing closure, CDC/RDC, DFT integration, silicon bring-up, PHY integration, and system-level debugging.
Top Skills: AsicCC++CadenceCdc/RdcDftDspEthernetLintMatlabPciePythonSerdesSiemens EdaStatic Timing AnalysisSynopsysSynthesisSystemverilog

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account