Monolithic Power Systems Logo

Monolithic Power Systems

Staff Design Engineer

Posted 21 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
Senior level
In-Office
San Jose, CA, USA
Senior level
Designs block-level analog and mixed-signal integrated circuits, including circuit simulation, schematic capture, layout verification, post-layout extraction and simulation, and top-level integration. The role focuses on ADC design and transistor-level analog circuitry while collaborating across digital, systems, packaging, ESD, testing, and applications teams. Responsibilities include reducing design risk, verifying designs, and applying Cadence or Mentor tools.
The summary above was generated by AI

Monolithic Power Systems, Inc. (MPS) is one of the fastest growing companies in the Semiconductor industry. We are worldwide technical leaders in Integrated Power Semiconductors and Systems Power delivery architectures. At MPS, we cultivate creativity, are passionate about sustainability, and are committed to providing leading-edge products and innovation to our customers. Our portfolio of technology helps power our world ---come join our team and see how YOU can make a difference.

Job Description:

As a staff level design engineer, you will be responsible for block level analog circuit design, simulation; schematic capture; layout verification and post-layout extraction and simulation; top-level integration and verification


Requirements:

  • Minimum MSEE and 5 years of experience in analog and mixed-signal integrated circuit design
  • Prior design experience in ADC design: SAR/Delta-Sigma/Counting/Pipelined
  • Prior design experience in Low-Noise Amplifier/Op-amp/RF design is a plus
  • Solid understanding of transistor level analog and digital circuit theory
  • Good analog integrated circuit implementation skills and knowledge in reducing design risk
  • Proficiency in design tools such as Cadence/Mentor
  • Solid knowledge in layout design and extraction is a plus
  • Knowledge of digital design flow, digital system, and analog/digital interface and integration is a plus
  • Experience on mixed-mode system level simulation (i.e., AMS) on SOC is a plus
  • Solid written & verbal communication abilities.
  • Self-motivated, willing to learn new technologies, & capable of working effectively within a group of individuals across multiple disciplines (analog, digital, system/algorithms, packaging/ESD, test/application and etc.).

Monolithic Power Systems, Inc. (MPS) is an Equal Opportunity Employer and embraces diversity in our employee population. It is the policy of MPS to provide equal opportunity to all qualified applicants and employees without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, age, disability, protected veteran status or special disabled veteran, marital status, pregnancy, genetic information, or any other legally protected status.

Monolithic Power Systems San Jose, California, USA Office

79 Great Oaks Blvd, San Jose, CA, United States, 95119

Similar Jobs

6 Days Ago
In-Office
San Jose, CA, USA
120K-252K Annually
Senior level
120K-252K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Designs and verifies digital, analog, memory, and logic circuits for semiconductor products. Responsibilities include circuit layout, floor planning, placement, routing, parasitic modeling, simulation, design validation, tape-out revisions, and manufacturability optimization. Leads layout processes, collaborates with global design and verification teams, supports cross-functional product development, and advances automation, emulation, and Agentic AI workflows.
Top Skills: Agentic AiHybrid Emulation ModelsIndustry-Standard Circuit SimulatorsMachine Learning And Data LibrariesPython
12 Days Ago
In-Office
135K-250K Annually
Senior level
135K-250K Annually
Senior level
Artificial Intelligence • Hardware • Productivity • Robotics • Software • Automation • Manufacturing
Designs, analyzes, prototypes, integrates, and validates robotic hardware and end-of-arm tooling. Responsibilities include FEA, structural and thermal simulation, DFM, hardware selection, safety compliance, tolerance analysis, root cause investigations, vendor management, BOM and lifecycle management, cost reduction, and mentoring junior engineers.
Top Skills: 3D Printing6-Dof Robotic ArmsCadCnc MachiningFeaGd&TIndustrial RobotsPdmSolidworksThermal Simulation
7 Days Ago
In-Office
San Jose, CA, USA
190K-246K Annually
Senior level
190K-246K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Design and optimize high-speed digital and analog datapath circuits for NAND memory products. Responsibilities include architecture and chip planning, PPA optimization, circuit simulation, parasitic modeling, layout review, reliability verification, silicon data analysis, and collaboration across engineering teams to deliver robust memory designs.
Top Skills: Circuit ModelingCircuit SimulationElectromigration AnalysisHspiceNand MemoryParasitic ExtractionSpiceStarrcSystemverilog

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account