GlobalFoundries Logo

GlobalFoundries

Staff Systems Engineer, AI/ML

Posted 17 Days Ago
In-Office
Santa Clara, CA, USA
106K-205K Annually
Mid level
In-Office
Santa Clara, CA, USA
106K-205K Annually
Mid level
Lead workload-driven AI/ML systems architecture across hardware and software. Own workload characterization, analytical performance modeling, KPI definition, and hardware performance analysis to guide SoC, memory, and HW/SW co-design decisions. Evaluate compute, memory, latency, and software bottlenecks; collaborate with CPU, compiler, runtime, and ML framework teams; present recommendations to leadership; and mentor junior engineers. The role requires expertise in processor and memory architecture, edge AI acceleration, performance modeling, and cross-functional technical leadership.
The summary above was generated by AI

Title: Staff System Engineers Engineer, AI/ML

About GlobalFoundries: 

GlobalFoundries is a leading full-service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world’s most inspired technology companies. With a global manufacturing footprint spanning three continents, GlobalFoundries makes possible the technologies and systems that transform industries and give customers the power to shape their markets. For more information, visit www.gf.com. 

Summary of Role:

We are looking for a seasoned Staff AI/ML Systems Engineer to lead workload-driven architecture strategy across hardware and software boundaries. You will define how we study, model, and optimize AI/ML workloads for current and next-generation products, drive alignment across HW and SW engineering organizations, and serve as a technical authority on performance and architecture tradeoffs. This is a senior individual contributor role with significant cross-functional scope and organizational influence.

Essential Responsibilities:

  • You will own the end-to-end process of workload characterization and hardware performance analysis for AI/ML systems — from selecting the right representative workloads and defining measurement methodology, to building analytical models that project system-level KPIs against candidate architectures. Your findings will directly inform SoC architecture decisions, memory subsystem design, and HW/SW co-optimization strategy.
  • You will lead architectural discussions with hardware teams (CPU, SoC, memory, interconnect) and software teams (compilers, runtimes, ML frameworks), serving as the connective tissue between workload reality and design decisions. You will identify where the critical bottlenecks lie — whether in compute throughput, DRAM bandwidth, on-chip memory capacity, data movement latency, or software overhead — and build the case for specific architectural changes or optimization investments.
  • A core part of this role is defining the performance KPI framework for AI/ML workloads across the product portfolio: what metrics matter, how to measure them accurately, how to estimate them pre-silicon, and how to use them to make architectural bets. You will set the standard for how the team does this work and mentor more junior engineers in applying it.
  • You will regularly present findings and recommendations to senior engineering leadership and product stakeholders. Your communication must bridge deep technical content and strategic implication — you should be as comfortable writing a one-page architectural recommendation as a detailed technical memo.

Other Responsibilities: 

  • Perform all activities in a safe and responsible manner and support all Environmental, Health, Safety & Security requirements and programs. 

Required Qualifications:

  • A BS or MS (MS preferred) in Electrical Engineering, Computer Engineering, Computer Science, or equivalent, with 4+ years of industry experience in systems engineering, hardware architecture, ML systems, or performance engineering, with a track record of technical leadership.
  • Exceptional mathematical reasoning is a core requirement at this level. You should be able to derive and defend analytical performance models from first principles, reason rigorously about the numerical behavior of quantized and sparse models, construct bandwidth-latency tradeoff curves across memory hierarchy levels, and identify when an approximation in a model is safe versus misleading. You will also be expected to evaluate the mathematical soundness of others' models and call out gaps in cross-functional reviews.
  • Deep expertise in CPU and SoC architecture is expected — you should be fluent in how modern processors handle memory hierarchies, out-of-order execution, vector/SIMD pipelines, and power management, and understand how these interact with AI/ML workloads. You should have strong command of memory bandwidth constraints at the system level (DDR/LPDDR bandwidth, channel configuration, utilization efficiency) and know how to reason quantitatively about when workloads are memory-bound vs. compute-bound.
  • You have built and validated analytical performance models (roofline, bandwidth-latency, first-principles throughput models) and know their limits. You have experience with AI/ML acceleration on edge devices — NPUs, dedicated inference accelerators, DSP-based pipelines — and understand the HW/SW co-design challenges involved. Experience with model quantization, sparsity, or other efficiency techniques and their interaction with hardware capabilities is a strong plus.
  • Familiarity with AI compiler infrastructure is preferred and increasingly important in this role. Experience with MLIR-based toolchains, IREE, TVM, or equivalent compilation and lowering pipelines — understanding how high-level graph representations are transformed, tiled, scheduled, and lowered to hardware — will meaningfully improve your ability to engage with software teams and identify where compiler strategy and hardware architecture must be co-designed. Prior work contributing to or evaluating such toolchains is a significant differentiator.
  • You are an effective cross-functional collaborator who can drive technical consensus without direct authority. You write clearly, present persuasively, and can calibrate your level of technical depth for different audiences.

What Sets Strong Candidates Apart

Prior experience defining or co-defining SoC architecture requirements from workload analysis, contributions to MLIR/IREE or similar compiler infrastructure in a performance or backend capacity, contributions to internal or external publications or technical standards, and experience mentoring and growing junior systems engineers. Knowledge of RISC-V architecture and Vector/Matrix extensions is a strong plus.

Other Requirements:

  • Language Fluency - English (Written & Verbal)
  • Travel - Up to 10% of the time

This is a 100% in-office role (Dallas/Austin/San Jose)

Expected Salary Range

$106,000.00 - $205,000.00

The exact Salary will be determined based on qualifications, experience and location.

If you need a reasonable accommodation for any part of the employment process, please contact us by email at [email protected] and let us know the nature of your request and your contact information. Requests for accommodation will be considered on a case-by-case basis. Please note that only inquiries concerning a request for reasonable accommodation will be responded to from this email address. 

 

An offer with GlobalFoundries is conditioned upon the successful completion of pre-employment conditions, as applicable, and subject to applicable laws and regulations. 

 

GlobalFoundries is fully committed to equal opportunity in the workplace and believes that cultural diversity within the company enhances its business potential. GlobalFoundries goal of excellence in business necessitates the attraction and retention of highly qualified people. Artificial barriers and stereotypic biases detract from this objective and may be illegally discriminatory. 

 

All policies and processes which pertain to employees including recruitment, selection, training, utilization, promotion, compensation, benefits, extracurricular programs, and termination are created and implemented without regard to age, ethnicity, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, sexual orientation, gender identity or expression, veteran status, or any other characteristic or category specified by local, state or federal law 

GlobalFoundries San Jose, California, USA Office

2870 Zanker Road, San Jose, United States, 95134

GlobalFoundries Santa Clara, California, USA Office

2600 Great America Way, Santa Clara, CA 95054, Santa Clara, United States, 95054

Similar Jobs

An Hour Ago
In-Office
San Jose, CA, USA
159K-347K Annually
Senior level
159K-347K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Lead Micron’s silicon photonics discipline for optical interconnect pathfinding. Evaluate partner PIC designs, develop link architectures and budgets, co-specify photonic test chips, build behavioral models, define optical characterization requirements, and guide technology direction. The role spans device evaluation, electro-optical interface co-design, advanced packaging, and system-level performance analysis, requiring extensive silicon photonics experience and at least one fabrication cycle.
Top Skills: Advanced PackagingDdrDie-To-Die InterfacesEdge CouplersGrating CouplersLumericalMixed-Signal Co-SimulationModulatorsOptical InterconnectsPdk-Based Design FlowsPhotodetectorsPhoton DesignPhotonic Integrated Circuits (Pic)Real-Number ModelingSerdesSilicon PhotonicsSynopsys OptodesignerVerilog-AWaveguidesWavelength-Division Multiplexing
An Hour Ago
Hybrid
Junior
Junior
Cloud • Information Technology • Internet of Things • Machine Learning • Software • Cybersecurity • Infrastructure as a Service (IaaS)
Supports RF network performance and RAN optimization across 4G, 5G, 6G, and small-cell deployments. Responsibilities include developing Generative AI automation tools, launching carriers and sites, conducting verification and drive testing, monitoring KPIs, troubleshooting RF and hardware or software issues, and delivering engineering projects through customer acceptance. The role requires collaboration with customers and cross-functional teams, technical communication, structured problem-solving, and project planning.
Top Skills: 4G5G6GGenerative AiPower BIPythonRanRf OptimizationSmall CellsTableau
An Hour Ago
Hybrid
Senior level
Senior level
Cloud • Information Technology • Internet of Things • Machine Learning • Software • Cybersecurity • Infrastructure as a Service (IaaS)
The IP Verification Engineer will lead verification efforts for ASIC IP, build environments, mentor team members, and ensure designs meet specifications in 5G infrastructure.
Top Skills: GitLinuxPerlPythonSystemverilogTclUvm

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account