d-Matrix Logo

d-Matrix

Principal System Power Engineer,

Reposted 12 Days Ago
Be an Early Applicant
Hybrid
Santa Clara, CA, USA
195K-285K Annually
Expert/Leader
Hybrid
Santa Clara, CA, USA
195K-285K Annually
Expert/Leader
The Principal System Power Engineer leads the architecture of power systems for AI accelerators, focusing on efficiency, power integrity, and collaboration across engineering teams to deliver high-performance solutions.
The summary above was generated by AI

At d-Matrix, we are focused on unleashing the potential of generative AI to power the transformation of technology. We are at the forefront of software and hardware innovation, pushing the boundaries of what is possible. Our culture is one of respect and collaboration.

We value humility and believe in direct communication. Our team is inclusive, and our differing perspectives allow for better solutions. We are seeking individuals passionate about tackling challenges and are driven by execution.  Ready to come find your playground? Together, we can help shape the endless possibilities of AI. 

Principal System Power Engineer

Location: Santa Clara, CA (Hybrid)

Team: Hardware Engineering / Power Architecture

About the Role

As the Principal System Power Engineer, you will be the lead architect for the energy backbone of our AI accelerators. This role is unique in its breadth, spanning from the MCM (Multi-Chip Module)/Chiplet-level power distribution through the PCBA and into the system-level power shelf.

You will solve the formidable challenge of delivering thousands of amps to high-performance silicon while maintaining razor-sharp power integrity. You aren't just managing power; you are engineering the efficiency and stability that makes large-scale AI inference possible.

Key Responsibilities

  • Power Architecture & Design: Architect end-to-end power delivery solutions for high-TDP AI accelerators, focusing on multi-phase VRMs (Voltage Regulator Modules) and Point-of-Load (PoL) converters.

  • MCM & Chiplet Power Delivery: Lead the definition of power delivery for chiplet-based architectures, including substrate PDN, micro-bump current density analysis, and transient response optimization at the die-to-die interface.

  • Power Integrity (PI) Leadership: Drive the PI strategy across the board and package. This includes performing/overseeing DC drop analysis, AC impedance profiling (Z_target), and decoupling capacitor optimization to mitigate high-frequency noise.

  • Cross-Functional Validation: Partner with the Hardware Qualification and SI/PI teams to define validation suites. You will lead the correlation between simulation results and lab measurements using specialized tools like power emulators and high-bandwidth probes.

  • ODM & Partner Management: Drive technical requirements and design reviews with ODM partners, ensuring that outsourced PCBA designs meet d-Matrix’s stringent power efficiency and noise floor standards.

  • Thermal & Mechanical Synergy: Collaborate with thermal engineers to optimize the layout for heat dissipation while maintaining low-impedance power paths.

Required Qualifications

  • Education: BS/MS/PhD in Electrical Engineering or a related technical field.

  • Experience: 12+ years of experience in power electronics and system-level power delivery for HPC, GPUs, or Data Center hardware.

  • Technical Mastery:

    • Expert knowledge of DC-DC converter topologies (Buck, Multiphase, TLVR).

    • Deep understanding of PDN modeling and simulation (e.g., Ansys SIwave, Cadence Sigrity/CST).

    • Experience with high-current transients (di/dt) associated with 5nm/3nm process nodes.

  • Hands-on Validation: Proficiency with high-speed scopes, electronic loads, and FRA (Frequency Response Analyzers) for Bode plot and impedance measurements.

  • MCM Experience: Proven track record of designing power for complex packages or multi-die modules.

Preferred Skills

  • Familiarity with Vertical Power Delivery (VPD) or back-side power delivery technologies.

  • Experience with 48V-to-12V intermediate bus conversion and Open Compute Project (OCP) power specifications.

  • Understanding of PMBus/I2C/SVI3 protocols for telemetry and power management.

Why Join d-Matrix?

We are pushing the limits of "Power-per-Watt" in the AI space. In this role, you will have the autonomy to choose the best-in-class components and architectures to ensure our Digital In-Memory Computing technology runs at peak performance with maximum reliability.

Equal Opportunity Employment Policy

d-Matrix is proud to be an equal opportunity workplace and affirmative action employer. We’re committed to fostering an inclusive environment where everyone feels welcomed and empowered to do their best work. We hire the best talent for our teams, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status. Our focus is on hiring teammates with humble expertise, kindness, dedication and a willingness to embrace challenges and learn together every day.

d-Matrix does not accept resumes or candidate submissions from external agencies. We appreciate the interest and effort of recruitment firms, but we kindly request that individual interested in opportunities with d-Matrix apply directly through our official channels. This approach allows us to streamline our hiring processes and maintain a consistent and fair evaluation of al applicants. Thank you for your understanding and cooperation.

HQ

d-Matrix Santa Clara, California, USA Office

5201 Great America Pkwy, Santa Clara, CA, United States, 95054

Similar Jobs

An Hour Ago
Hybrid
123K-223K Annually
Mid level
123K-223K Annually
Mid level
eCommerce • Fintech • Hardware • Payments • Software • Financial Services
Field-driven Territory Account Executive responsible for full-cycle sales: prospecting, live demos, closing deals, building pipeline via door-to-door outreach and partnerships, driving 50–60 weekly visits, managing Salesforce, and exceeding quota while supporting seller onboarding and time-to-value.
Top Skills: AfterpaySalesforceSquare
2 Hours Ago
Easy Apply
Remote or Hybrid
3 Locations
Easy Apply
195K-286K Annually
Expert/Leader
195K-286K Annually
Expert/Leader
Artificial Intelligence • Cloud • Security • Software • Cybersecurity
Lead and scale strategic ISV go-to-market partnerships globally by aligning with Product, developing and executing GTM plans, driving joint revenue opportunities, enabling field and partner sales, creating marketplace listings, and measuring partnership performance to optimize impact.
Top Skills: AICloud MarketplacesCloud TechnologiesDatadogSecurity
3 Hours Ago
Remote or Hybrid
California, USA
141K-229K Annually
Senior level
141K-229K Annually
Senior level
Consumer Web • eCommerce • Machine Learning • Software • Sports • Analytics
Design, build, and operate scalable AWS-based backend services and APIs for the Collectors Vault. Own architecture and delivery, improve performance and reliability, mentor engineers, and leverage modern AI tools to accelerate development and engineering velocity.
Top Skills: APIsAWSC#Claude Code CliCodexEvent-Driven ArchitecturesJavaServerless

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account