d-Matrix Logo

d-Matrix

Principal Hardware Systems Engineer

Reposted 4 Days Ago
Be an Early Applicant
Hybrid
Santa Clara, CA, USA
195K-285K Annually
Expert/Leader
Hybrid
Santa Clara, CA, USA
195K-285K Annually
Expert/Leader
Lead the hardware development for AI accelerator platforms, focusing on high-performance designs, cross-functional collaboration, and mentorship of junior engineers.
The summary above was generated by AI

At d-Matrix, we are focused on unleashing the potential of generative AI to power the transformation of technology. We are at the forefront of software and hardware innovation, pushing the boundaries of what is possible. Our culture is one of respect and collaboration.

We value humility and believe in direct communication. Our team is inclusive, and our differing perspectives allow for better solutions. We are seeking individuals passionate about tackling challenges and are driven by execution.  Ready to come find your playground? Together, we can help shape the endless possibilities of AI. 

Location:

Hybrid, working onsite at our Santa Clara, Ca headquarters 3-5 days per week.

About the Role

At d-matrix, we are redefining the architecture of AI compute. As a Principal Hardware Design Engineer, you will be a cornerstone of our hardware organization, leading the development of world-class platforms for our silicon-integrated AI accelerators. You aren’t just "designing boards"; you are architecting the physical foundation that allows our Chiplet-based NPU (Neural Processing Unit) to solve the industry's most massive LLM inference challenges.

Required Qualifications

• Education: BS/MS in Electrical Engineering or a related field.

• Experience: 10+ years of experience in high-complexity hardware design, specifically within the semiconductor, server, or networking industries.

• Board Design: Mastery of Cadence Allegro/Orcad or similar high-end EDA tools.

• Power & Signal Integrity: Deep understanding of SI/PI fundamentals, including jitter, crosstalk, and impedance control for 32Gbps+ signals.

• Laboratory Skills: Proficiency with high-speed oscilloscopes, BERTs, and VNA/TDR for hardware bring-up and validation.

• Communication: Ability to distill complex technical trade-offs into actionable decisions for executive leadership.

Preferred Skills

• Experience with OCP (Open Compute Project) standards or large-scale data center deployments.

• Knowledge of liquid cooling integration for high-TDP hardware.

• Nice to have: Familiarity with FPGA prototyping and emulation platforms.

Equal Opportunity Employment Policy

d-Matrix is proud to be an equal opportunity workplace and affirmative action employer. We’re committed to fostering an inclusive environment where everyone feels welcomed and empowered to do their best work. We hire the best talent for our teams, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status. Our focus is on hiring teammates with humble expertise, kindness, dedication and a willingness to embrace challenges and learn together every day.

d-Matrix does not accept resumes or candidate submissions from external agencies. We appreciate the interest and effort of recruitment firms, but we kindly request that individual interested in opportunities with d-Matrix apply directly through our official channels. This approach allows us to streamline our hiring processes and maintain a consistent and fair evaluation of al applicants. Thank you for your understanding and cooperation.

HQ

d-Matrix Santa Clara, California, USA Office

5201 Great America Pkwy, Santa Clara, CA, United States, 95054

Similar Jobs

5 Days Ago
In-Office
Mountain View, CA, USA
143K-304K Annually
Senior level
143K-304K Annually
Senior level
Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
Lead architecture, bring-up, validation, optimization, and deployment of networking infrastructure for large-scale AI training and inference. Define networking requirements, design Layer 3/4 and RDMA/AI fabric solutions, develop validation and observability tooling, perform packet-level debugging and root-cause analysis, and collaborate across silicon, firmware, software, and Azure teams to ensure performance, scalability, and reliability of hyperscale AI clusters.
Top Skills: 200G Ethernet400G Ethernet800G EthernetCablesDcqcnDpusEcnLinuxNetwork AutomationNic OffloadsNicsOpticsPacket CapturePfcPhysRdmaRoceSerdesSmartnicsSonicSwitch SiliconTcp/IpTelemetryUdpUltra Ethernet
24 Days Ago
In-Office
San Jose, CA, USA
180K-255K Annually
Senior level
180K-255K Annually
Senior level
Artificial Intelligence • Hardware • Machine Learning • Natural Language Processing • Software • Generative AI
The Principal Engineer will lead post-silicon validation and debugging of high-speed IO and memory subsystems, ensuring performance and reliability for AI compute platforms.
Top Skills: BashCC++CxlEthernetHbmPciePythonUcie
7 Minutes Ago
In-Office
119K-161K Annually
Senior level
119K-161K Annually
Senior level
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Lead integration and implementation of specialized test equipment (STE) for satellite production. Develop manufacturing/test processes, resolve complex production issues, perform data/trend analysis, coordinate staffing and STE allocation, drive corrective/preventive actions, interface with internal/external stakeholders, and support long-range lab capability planning and sustainment.
Top Skills: ElectronicsMechanical SystemsSatellite Test EquipmentSpecialized Test Equipment (Ste)

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account