d-Matrix Logo

d-Matrix

Principal Hardware Systems Engineer

Reposted One Month Ago
Be an Early Applicant
Hybrid
Santa Clara, CA, USA
195K-285K Annually
Expert/Leader
Hybrid
Santa Clara, CA, USA
195K-285K Annually
Expert/Leader
Lead the hardware development for AI accelerator platforms, focusing on high-performance designs, cross-functional collaboration, and mentorship of junior engineers.
The summary above was generated by AI

At d-Matrix, we are focused on unleashing the potential of generative AI to power the transformation of technology. We are at the forefront of software and hardware innovation, pushing the boundaries of what is possible. Our culture is one of respect and collaboration.

We value humility and believe in direct communication. Our team is inclusive, and our differing perspectives allow for better solutions. We are seeking individuals passionate about tackling challenges and are driven by execution.  Ready to come find your playground? Together, we can help shape the endless possibilities of AI. 

Role Overview

d-Matrix is looking for a Principal Systems Hardware Engineer to own system architecture end-to-end — from concept through specification, design review, and production deployment. In this role, you'll act as the technical anchor for hardware decisions across interconnect, board, chassis, and rack-scale design, writing the specifications that partners and internal teams build against. You'll work independently against your objectives — setting technical direction without needing explicit guidance — while partnering closely with cross-functional teams and software groups to align hardware decisions with performance and workload needs. You'll review partner and vendor designs against requirements, surface misalignment and schedule risk early, and drive trade-off analysis across adjacent domains like interconnect, power, thermal, and mechanical. You'll also help establish the spec standards, review practices, and AI-assisted workflows that shape how d-Matrix builds systems at scale.

What You Will Do

  • Own system architecture end-to-end — from concept through specification, design review, and production deployment — as the technical lead across teams and partners

  • Author system, board, and rack specifications, and review partner designs against them — surfacing misalignment and schedule risk early

  • Set direction for interconnect architecture — scale-up and scale-out fabrics, NICs, switches, optics, and topology — partnering with domain specialists to execute

  • Set direction for board, chassis, and system architecture — component placement, PCB design, connectors, power, and thermal — at chassis, rack, and data-hall scale, partnering with domain specialists to execute

  • Evaluate competing design options through trade-off analysis and "what-if" scenario planning

  • Define validation, bring-up, and qualification strategy for new platforms

  • Partner with software teams to align hardware decisions with performance and workload needs, and help establish spec standards and review practices for the org

What You Will Bring

  • 8+ years of experience in hardware systems architecture, including deep, hands-on expertise in one core domain (interconnect, power, or thermal) for large-scale compute or networking systems

  • Experience owning hardware system architecture at scale (machine, rack, row, or cluster) — from specification through bring-up and high-volume production deployment

  • Experience reviewing partner designs and holding vendors to specification

  • Ability to reason about trade-offs across adjacent domains (interconnect, power, thermal, mechanical)

  • Track record of technical leadership — owning directional decisions and driving alignment across teams and partners

  • Degree in EE, CE, ME, CS, or equivalent

Preferred Qualifications

  • Experience in hardware systems architecture for hyperscale, HPC, AI/ML, or high-end networking platforms

  • Experience with AI accelerator systems and their scale-up/scale-out fabrics

  • Chip-package-system co-design experience

  • Expertise in one or more of: high-speed SerDes/PCIe/CXL/optics; BMC/firmware/secure boot; 48V/HVDC power delivery/liquid cooling; fleet-scale RAS; signal and power integrity

  • Experience establishing new engineering functions or practices

Equal Opportunity Employment Policy

d-Matrix is proud to be an equal opportunity workplace and affirmative action employer. We’re committed to fostering an inclusive environment where everyone feels welcomed and empowered to do their best work. We hire the best talent for our teams, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status. Our focus is on hiring teammates with humble expertise, kindness, dedication and a willingness to embrace challenges and learn together every day.

d-Matrix does not accept resumes or candidate submissions from external agencies. We appreciate the interest and effort of recruitment firms, but we kindly request that individual interested in opportunities with d-Matrix apply directly through our official channels. This approach allows us to streamline our hiring processes and maintain a consistent and fair evaluation of al applicants. Thank you for your understanding and cooperation.

HQ

d-Matrix Santa Clara, California, USA Office

5201 Great America Pkwy, Santa Clara, CA, United States, 95054

Similar Jobs

3 Days Ago
In-Office
Mountain View, CA, USA
143K-304K Annually
Senior level
143K-304K Annually
Senior level
Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
Lead architecture, bring-up, validation, optimization, and deployment of networking infrastructure for large-scale AI training and inference. Define networking requirements, design Layer 3/4 and RDMA/AI fabric solutions, develop validation and observability tooling, perform packet-level debugging and root-cause analysis, and collaborate across silicon, firmware, software, and Azure teams to ensure performance, scalability, and reliability of hyperscale AI clusters.
Top Skills: 200G Ethernet400G Ethernet800G EthernetCablesDcqcnDpusEcnLinuxNetwork AutomationNic OffloadsNicsOpticsPacket CapturePfcPhysRdmaRoceSerdesSmartnicsSonicSwitch SiliconTcp/IpTelemetryUdpUltra Ethernet
48 Minutes Ago
In-Office
Sunnyvale, CA, USA
143K-210K Annually
Senior level
143K-210K Annually
Senior level
Cloud • Information Technology • Machine Learning
Design and implement distributed, exabyte-scale S3-compatible object storage for AI workloads. Improve storage reliability, durability, security, observability, throughput, and latency using technologies such as RDMA, GPU Direct Storage, and distributed filesystem protocols. Collaborate with infrastructure, platform, product, and operations teams to deploy and troubleshoot production systems, develop monitoring dashboards, analyze telemetry, and mentor engineers.
Top Skills: CCephClickhouseCloud-Native InfrastructureDaosDistributed FilesystemsFuseGoGpu Direct StorageGrafanaKubernetesNfsObject StoragePrometheusRdmaRustS3
48 Minutes Ago
Easy Apply
Remote or Hybrid
USA
Easy Apply
196K-245K Annually
Senior level
196K-245K Annually
Senior level
Cloud • Information Technology • Security • Software • Cybersecurity
Drive technical marketing for Zero Trust Branch and Digital Experience solutions through customer proof-of-value pilots, architectural demos, networking lab design, troubleshooting, technical collateral, and field enablement. Serve as the technical bridge between field teams and engineering while validating solutions, supporting enterprise evaluations, and improving post-sales time-to-value. The role requires deep networking, packet analysis, cloud networking, monitoring, and customer-facing technical expertise.
Top Skills: Aws Transit GatewayAws VpcAzure Virtual WanGcp Cloud RouterNetwork Monitoring And Observability ToolsSaseTcpdumpTraffic Generation ToolsWiresharkZero Trust

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account