Astera Labs Logo

Astera Labs

Technical Lead Digital Design Engineer

Posted 7 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
160K-200K Annually
Senior level
In-Office
San Jose, CA, USA
160K-200K Annually
Senior level
Lead RTL implementation of complex digital designs from microarchitecture through silicon sign-off and bring-up. Collaborate with verification, physical design, and DFT teams; support timing closure, clock and reset analysis, formal verification, and ASIC methodology automation. Develop high-speed connectivity designs using SystemVerilog and Python, integrate IP, and contribute to production-quality SoC products involving protocols such as PCIe, Ethernet, or DDR.
The summary above was generated by AI

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

Overview  
Join our team as Technical Lead Digital Design Engineer to contribute to the design and implementation of next-generation digital designs for high-performance connectivity solutions. You'll work on complex blocks from micro-architecture through silicon bring-up, collaborating with verification, PD, and DFT teams to deliver high-performance products in a fast-paced, collaborative environment.  

Key Responsibilities  

  • Own the RTL implementation of complex digital designs from micro-architecture through sign-off.  
  • Collaborate with verification teams to review test plans and debug issues.  
  • Support efforts to achieve timing closure and implement Design-for-Test (DFT) features.  
  • Scripting and automation for ASIC methodology improvement.  
  • Accountable for quality and overall design success with the support of senior engineers.  

Required Qualifications  
Education & Experience:  

  • Bachelor’s degree in electrical engineering or equivalent  
  • 5+ years of experience developing SoC/silicon products in Server, Storage, and/or Networking markets  

Digital Design Expertise:  

  • Expertise in RTL coding with SystemVerilog and synthesis with Synopsys or Cadence.  
  • Track record of delivering high-quality digital designs from definition to production.  
  • Experience in high-speed design in advanced technology nodes.  
  • Understanding of functional and formal verification at block and chip level.   
  • Understanding of clocking, CDC and RDC and static-timing analysis 

Protocols & Integration:  

  • Proficient with high-speed protocols such as PCIe, Ethernet, DDR, or similar 
  • Experience with IP development and integration  

Tools & Methodologies:  

  • Expertise in design methodology, CAD automation or design infrastructure. 
  • Proven SystemVerilog and Python expertise in a production environment  
  • Familiarity with Synopsys and/or Cadence digital design flows  
  • Basic understanding of UVM-based verification methodologies  

Professional Attributes:  

  • Strong eagerness to learn and grow with the ability to balance multiple priorities in a dynamic environment  
  • Good communication and collaboration skills; comfortable working cross-functionally with global teams  
  • Self-directed learner who adapts quickly to changing requirements  
  • Customer-focused mindset with the ability to prioritize and work independently to deliver high-quality designs.  

Preferred Qualifications  

  • Experience with embedded firmware development or standard embedded processor subsystems (RISC-V, Arm, etc.) is a plus  
  • Knowledge of design-for-test (DFT) in a production environment. 

Base salary range is $160,000 USD-$200,000 USD,and will be determined based on the candidate's capabilities and employees in similar positions.  

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

HQ

Astera Labs San Jose, California, USA Office

San Jose, CA, United States

Similar Jobs

10 Minutes Ago
Hybrid
15-24 Hourly
Entry level
15-24 Hourly
Entry level
eCommerce • Fashion • Retail • Sales • Wearables • Design
Assist customers with product selection, styling advice, add-on recommendations, purchase decisions, and checkout. Drive sales through customer connections, storytelling, and brand expertise. Maintain stockroom organization and operational standards, collaborate with teammates, and support omni-channel selling. Requires flexible availability, retail experience, strong communication skills, and the ability to lift and maneuver merchandise.
Top Skills: Omni-Channel SellingPos SystemsSocial Media
2 Hours Ago
Hybrid
San Francisco, CA, USA
69K-215K Annually
Senior level
69K-215K Annually
Senior level
Artificial Intelligence • Fintech • Insurance • Marketing Tech • Software • Analytics
Underwrites complex Builders’ Risk policies for construction, renovation, infrastructure, and specialty projects. Evaluates project exposures, contracts, valuations, schedules, catastrophe risks, loss history, and risk controls to determine coverage, pricing, limits, deductibles, and exclusions. Manages broker and client relationships, develops profitable business, monitors portfolio performance, collaborates with claims, actuarial, legal, and risk engineering teams, improves underwriting processes, and mentors junior underwriters.
15-22 Hourly
Junior
eCommerce • Fashion • Retail • Sales • Wearables • Design
Provides customer service and sales support in a luxury retail store. Responsibilities include operating POS systems, handling cash, processing shipments, organizing stockrooms, replenishing merchandise, supporting visual merchandising, promoting products and gift cards, maintaining sales-floor standards, and following loss-prevention policies. Requires flexible scheduling, physical ability to lift and maneuver merchandise, strong communication, attention to detail, and at least one year of retail experience.
Top Skills: InternetIpadLaptopMobile PosPos SystemsWalkie-Talkie

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account