Astera Labs Logo

Astera Labs

Principal Product Engineer

Reposted 2 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
160K-195K Annually
Senior level
In-Office
San Jose, CA, USA
160K-195K Annually
Senior level
Lead and develop next-generation high-speed semiconductor products, focusing on product and test engineering, circuit design, and problem-solving.
The summary above was generated by AI

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

Job Overview:

We are seeking an experienced and hands-on Principal Product Engineer to lead and develop next generation high-speed, high performance and low power semiconductor products in advanced process node. The ideal candidate possesses breadth of industry experience in high-speed product development in the field of product and/or test engineering, can apply fundamentals in circuit, ATE, and test program to aid problem solving, and is a self-driven, result focused go-getter in the pursuit of goals and objectives.

Basic Qualifications:

  • Minimum of 8 years of experience in the field of post silicon product development dealing with high-speed I/O (product test or validation)
  • Have gone through at least one cycle of full product development life cycle
  • Strong academic/technical background in electrical or computer engineering; Bachelor’s is required; MS preferred
  • Strong problem-solving skills that involve system level analysis with test hardware, test program and DUT.
  • Digital and analog circuit level understanding for DUT
  • Excellent team player with great communication skills
  • Professional attitude with the ability to prioritize a dynamic list of multiple tasks

Required Experience:

  • Hands on experience with using the Advantest 93k ATE platform with specific skills updating ATE test programs for wafer sort and final test solutions or similar ATE platform
  • Detailed mindset monitoring device ATE test yields, ATE test time, device quality and rolling out new ATE test programs using consistent BKMs
  • Strong data analysis skills using tools such as JMP or Spotfire calculating limits and drawing conclusions
  • Energetic work mindset meeting the demands of shipping quality parts to Astera Labs’ customers through the manufacturing stage of development
  • Hands on experience in product/package qualification

Preferred Experience:

  • Hands-on knowledge of NRZ/PAM4 SerDes protocols like PCIe (Gen3 and above), Ethernet (25G and above), etc. and/or memory interfaces such as (LP)DDR5/4
  • Working with silicon validation teams to ensure device performance meets production requirements
  • Firmware development in C/C++, scripting in Python, or other equivalent programming experience

The base salary range is USD 185,00 - USD 240,000. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

HQ

Astera Labs San Jose, California, USA Office

San Jose, CA, United States

Similar Jobs

2 Days Ago
In-Office
Milpitas, CA, USA
221K-380K Annually
Expert/Leader
221K-380K Annually
Expert/Leader
Cloud • Information Technology • Internet of Things • Professional Services • Software
Lead product definition and customer scope for complex engineered SaaS systems. Bridge technical architecture and commercial needs, drive cross-functional integration across engineering, sales, legal and regulatory, document operational and technical scope, align solutions with Cisco buying and billing programs, and autonomously deliver strategic product roadmaps for provider mobility and service provider customers.
2 Days Ago
In-Office
San Jose, CA, USA
Senior level
Senior level
Internet of Things • Semiconductor
Define technical requirements and performance targets for next-generation high-speed optical ICs. Engage customers and component partners, drive optical link analysis and simulations, collaborate with cross-functional engineering and product teams, lead standards/MSA participation, and represent Semtech at conferences to align ecosystem roadmaps and ensure interoperability.
Top Skills: AdcAdsBicmosCml LogicCmosDacHfssLaserMatlabOptical Link SimulationOptical Power MeterOptical TransceiverPhotodiodePicPllReal-Time OscilloscopeSampling OscilloscopeSignal Integrity AnalysisSpectrum AnalyzerVcoVector Network Analyzer
6 Days Ago
In-Office
Mountain View, CA, USA
143K-304K Annually
Senior level
143K-304K Annually
Senior level
Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
Lead product and test engineering for IC/SoC development from definition through manufacturing and launch. Drive pre- and post-silicon power, performance, thermal, ATE test program implementation, fusing/data flow, characterization, debug, yield recovery, and cross-functional vendor coordination to meet delivery, quality, and scale goals.
Top Skills: Advantest V93KAsicAteAte Test Program DevelopmentDfmDftDoeFailure AnalysisIntegrated VrLdoPower/Performance ModelingRvpSocUnit/Integration TestingYield Analysis

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account