Designs and develops transistor-level analog and mixed-signal circuits for CMOS image sensors, including pixel arrays, amplifiers, comparators, data converters, timing controls, and readout circuits. Performs chip floorplanning, layout, simulation, verification, testing, debugging, characterization, and optimization. Collaborates with digital, verification, process, test, and application engineering teams, using Cadence tools, MATLAB, and Excel for analysis and signal processing.
Job Title: Analog Design Engineer
Job Duties:
Conduct design and development of image sensor technologies, work on transistor level design of analog and mixed-signal circuits for CMOS Image Sensor such as asic_pixel array, column-amplifier, switch capacitor, comparator, ramp generator, ASRAM and XDEC by using Cadence Virtuoso. Work on whole chip floorplan design and pad frame. Work on analog and mixed signal circuits layout design by Cadence Virtuoso, such as column_array. Collaborate with layout engineer on whole chip layout integration and improvement by Cadence Virtuoso. Perform sub-blocks and whole image sensor readout circuit simulation by simulators such as Analog FastSPICE (AFS), Empyrean ALPS and NanoSpice. Perform design verification such as DRC, LVS, PERC check by using Siemens Caliber. Collaborate with Digital Engineer to define and design the analog to digital interface. Collaborate with verification, process, test, and application engineers to debug, characterize and optimize performance of fabricated image sensors. Propose innovative and creative solutions along with new circuit R&D and be ahead of current technology. Process the column readout data from the CMOS sensor using data processing software like Excel and MATLAB. Perform a performance check and conduct debug analysis based on the data results. Design the internal Discrete-time Circuits, Peripheral circuits and Timing control for a CMOS image sensor, including bias circuits, driver/level shifter, switched capacitor, logic gates and slew rate control.
Requirements:
Master’s degree or foreign equivalent degree in Electrical Engineering, Computer Engineer, Electro-Optics, or a related field with graduate level course work of Analog IC Design, Data Converters, and VLSI Circuits and Technology.
Must possess the skills of:
- Layout design and floor planning.
- Testing and troubleshooting power IC.
- Using lab equipment testing specific IC.
- Photonic device manufacturing processes and principles, e.g. SPAD, CMOS sensors, Optical filters.
- Matlab and Excel to do signal processing, imaging processing and data analysis.
- Feedback, opamp, switched-capacitor circuits, layout and mismatch, and noise.
- Data converter systems and circuits, including ADC and DAC architecture such as flash, two-step, pipelined, algorithmic, successive-approximation, R-2R DACs.
- Analysis and design of modern digital circuits. Design and analyze CMOS digital circuit. Use commercial software Cadence.
Annual base salary for this role in California, US is expected to be between $156,853 - $160,000. Actual pay will be determined on a number of factors such as relevant skills and experience, and the pay of employees in the similar role.
OMNIVISION Santa Clara, California, USA Office
4275 Burton Dr, Santa Clara, California, United States, 95054 1512
Similar Jobs
Software
Lead development and optimization of advanced low-power analog and mixed-signal circuits, including PLLs, power management units, and power-clocking architectures. Oversee standard cell library characterization, layout quality, parasitic and leakage reduction, and high-sigma OCV verification using industry EDA tools. Provide architectural guidance, technical leadership, mentorship, and innovation for high-performance designs in advanced process nodes.
Top Skills:
AmsAnalog And Mixed-Signal Ic DesignCharge SharingEnergy RecoveryHigh-Sigma Ocv AnalysisHspiceIcadvPllsPower Management UnitsSpectreSpiceStandard Cell LibrariesSub-10Nm Process Nodes
Aerospace
Leads the design and integration of advanced analog and mixed-signal ICs in CMOS and SiGe technologies, including ADCs, DACs, amplifiers, filters, ESD protection, biasing, and power management. Responsibilities include simulation, layout oversight, floorplanning, verification, tape-out, silicon characterization, validation, performance optimization, and mentoring junior engineers. The role collaborates with system architects and product teams to integrate circuits into RF payloads and terminals.
Top Skills:
AdcsAmsCmosDacsEsd ProtectionFinfetLdosMatlabRfSigeSpectreSystemverilog
Aerospace • Logistics • Security • Software • Cybersecurity
Designs, develops, tests, troubleshoots, and supports integrated analog and digital electronics for Navy launch control systems. Responsibilities include circuit design, PCB layout, cable and data acquisition design, firmware development, EMI/EMC troubleshooting, electromechanical controls, laboratory testing, vendor and product lifecycle management, and resolving technical field issues. The role requires collaboration across hardware engineering disciplines and eligibility for a Secret clearance.
Top Skills:
CC#C++Cable DesignCan BusData Acquisition SystemsDmmElectromechanical Control SystemsEmi/EmcEthernetFccFpgasI2CIr TestersLabviewLabwindowsLtspiceMatlabMil-StdNfpa 70EOscilloscopesPcb DesignPspicePythonSimulinkUart
What you need to know about the San Francisco Tech Scene
San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
