Designs and develops transistor-level analog and mixed-signal circuits for CMOS image sensors, including pixel arrays, amplifiers, comparators, data converters, timing controls, and readout circuits. Performs chip floorplanning, layout, simulation, verification, testing, debugging, characterization, and optimization. Collaborates with digital, verification, process, test, and application engineering teams, using Cadence tools, MATLAB, and Excel for analysis and signal processing.
Job Title: Analog Design Engineer
Job Duties:
Conduct design and development of image sensor technologies, work on transistor level design of analog and mixed-signal circuits for CMOS Image Sensor such as asic_pixel array, column-amplifier, switch capacitor, comparator, ramp generator, ASRAM and XDEC by using Cadence Virtuoso. Work on whole chip floorplan design and pad frame. Work on analog and mixed signal circuits layout design by Cadence Virtuoso, such as column_array. Collaborate with layout engineer on whole chip layout integration and improvement by Cadence Virtuoso. Perform sub-blocks and whole image sensor readout circuit simulation by simulators such as Analog FastSPICE (AFS), Empyrean ALPS and NanoSpice. Perform design verification such as DRC, LVS, PERC check by using Siemens Caliber. Collaborate with Digital Engineer to define and design the analog to digital interface. Collaborate with verification, process, test, and application engineers to debug, characterize and optimize performance of fabricated image sensors. Propose innovative and creative solutions along with new circuit R&D and be ahead of current technology. Process the column readout data from the CMOS sensor using data processing software like Excel and MATLAB. Perform a performance check and conduct debug analysis based on the data results. Design the internal Discrete-time Circuits, Peripheral circuits and Timing control for a CMOS image sensor, including bias circuits, driver/level shifter, switched capacitor, logic gates and slew rate control.
Requirements:
Master’s degree or foreign equivalent degree in Electrical Engineering, Computer Engineer, Electro-Optics, or a related field with graduate level course work of Analog IC Design, Data Converters, and VLSI Circuits and Technology.
Must possess the skills of:
- Layout design and floor planning.
- Testing and troubleshooting power IC.
- Using lab equipment testing specific IC.
- Photonic device manufacturing processes and principles, e.g. SPAD, CMOS sensors, Optical filters.
- Matlab and Excel to do signal processing, imaging processing and data analysis.
- Feedback, opamp, switched-capacitor circuits, layout and mismatch, and noise.
- Data converter systems and circuits, including ADC and DAC architecture such as flash, two-step, pipelined, algorithmic, successive-approximation, R-2R DACs.
- Analysis and design of modern digital circuits. Design and analyze CMOS digital circuit. Use commercial software Cadence.
Annual base salary for this role in California, US is expected to be between $156,853 - $160,000. Actual pay will be determined on a number of factors such as relevant skills and experience, and the pay of employees in the similar role.
OMNIVISION Santa Clara, California, USA Office
4275 Burton Dr, Santa Clara, California, United States, 95054 1512
Similar Jobs
Semiconductor • Manufacturing
Leads analog architecture and design for complex ATE ICs, including circuit development, schematic and layout reviews, verification, mixed-signal simulation, silicon bring-up, characterization, and debugging. Provides technical leadership across projects, mentors engineers, establishes design standards, and collaborates with engineering, product, and customer teams to guide future product direction.
Top Skills:
Analog And Mixed-Signal Eda ToolsAnalog CmosAte IcsFeedback SystemsMixed-Signal SimulationStability Analysis
Semiconductor • Manufacturing
Design and optimize high-speed precision CMOS analog circuits for automated test equipment products. Responsibilities include circuit simulation, layout, verification, post-layout and mixed-signal analysis, architecture optimization, IC characterization, test development, and qualification. The engineer owns circuit blocks across the full IC development lifecycle and collaborates with digital, layout, test, product, and applications engineering teams.
Top Skills:
CadenceCmosDrcEdaLvsMentor GraphicsMixed-Signal SimulationMonte Carlo AnalysisSoac AnalysisTanner
Semiconductor • Manufacturing
Lead architecture and hands-on design of advanced ATE instrumentation ICs from modeling and concept through tapeout, silicon validation, and production. Develop high-voltage analog, precision references, pin electronics, DACs, drivers, transmitters, receivers, and amplifiers optimized for performance, power, noise, linearity, and area. Collaborate across layout, digital, packaging, test, product, and operations teams while mentoring engineers and establishing design methodologies.
Top Skills:
AdcsAmplifiersAnalog/Mixed-Signal Ic DesignAte Instrumentation IcsDacsDigitally Assisted AnalogDllsHigh-Speed Transmitters And ReceiversHigh-Voltage AnalogOctavePllsPrecision AnalogRegulatorsVerilog-A
What you need to know about the San Francisco Tech Scene
San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
