Characterize and optimize CMOS image sensor performance by bringing up new silicon, validating functionality, developing testing methodologies, analyzing pixel-level and analog/digital subsystems, and identifying improvements. Collaborate with design, process, applications, production, and quality teams to resolve system issues and support product transitions, yield, reliability, and quality goals.
We are seeking a highly skilled Design Characterization Engineer to join our fast‑paced, innovation‑driven R&D team. In this role, you will characterize and optimize CMOS image sensor performance, collaborate closely across engineering disciplines, and help deliver industry‑leading sensor products with exceptional quality.
Responsibilities:
- Bring up new silicon and validate CMOS image sensor functionality and performance in partnership with design engineers
- Develop and refine characterization methodologies to evaluate image sensor behavior and collect performance data
- Analyze pixel‑level, analog, and digital subsystems to identify fundamental performance limitations and propose technical improvements
- Collaborate with analog and digital design teams to tune performance parameters and resolve system‑level issues
- Work cross‑functionally with process, applications, production, and quality teams to transition new designs into production and resolve yield, reliability, and overall product quality issues
Requirements
- MS or PhD in Electrical Engineering or a related field
- Strong expertise in CMOS analog, mixed‑signal, and/or digital design, along with solid understanding of semiconductor device physics
- Proficiency with Python and/or MATLAB for data analysis and automation
- Experience or strong interest in hands‑on electrical testing using oscilloscopes and other lab instrumentation
- Excellent communication skills and a collaborative mindset, with the ability to work effectively in multidisciplinary teams
Annual base salary for this role in California, US is expected to be between $110,600 - $140,000.
Actual pay will be determined on several factors such as relevant skills and experience, the pay of employees in the similar role etc.
Actual pay will be determined on several factors such as relevant skills and experience, the pay of employees in the similar role etc.
EOE/Minorities/Females/Vet/Disability
OMNIVISION Santa Clara, California, USA Office
4275 Burton Dr, Santa Clara, California, United States, 95054 1512
Similar Jobs
Software • Semiconductor • Manufacturing
Lead the architecture, deployment, and scaling of agentic AI infrastructure for embedded memory design, characterization, DFT, silicon bring-up, and yield optimization. Develop multi-agent LLM workflows, integrate AI systems with EDA tools and enterprise data, automate scan-failure analysis, build predictive yield models, and establish evaluation, testing, and safety guardrails. Collaborate with memory designers, DFT experts, EDA specialists, and infrastructure engineers to deliver production-grade AI engineering solutions.
Top Skills:
Agent SkillsCadence EdaCloud-Native OrchestrationDockerElectronic Design Automation (Eda)Function CallingKubernetesLanggraphLarge Language Models (Llms)MicroservicesModel Context Protocol (Mcp)Multi-Agent OrchestrationPythonRest ApisRetrieval-Augmented Generation (Rag)Siemens EdaSynopsys EdaSystemverilogTclUvmVector Databases
29 Days Ago
Automotive • Cloud • Hardware • Software
Lead design reviews, validation planning, and bench characterization for infotainment and connectivity ECUs. Test power integrity, high-speed interfaces, RF performance, thermal behavior, protection, fault recovery, and firmware interactions. Develop Python automation, analyze large datasets with AI tools, create DFT reports, investigate failures, and drive cross-functional issues to closure. The role requires extensive laboratory instrumentation experience, electrical and RF fundamentals, and collaboration with design, firmware, reliability, and manufacturing teams.
Top Skills:
5GAdbAltium DesignerAndroidAutomotive EthernetBleBluetoothCCanDatabricksEmmcFpd-LinkGmslGnssLinLinuxLteLtspiceNfcNvidiaNvmeNxpPciePspicePythonQnxQualcommRenesasSimetrixSpiTiUdsUfsUsbUwbWi-FiXcp
One Month Ago
Automotive • Cloud • Hardware • Software
Design and execute verification and characterization testing for automotive ECUs, especially zonal controllers. Analyze driver behavior, protection diagnostics, e-fuses, thermal performance, and fault conditions at IC and PCBA levels. Create test plans, coverage reports, automation scripts, instrumentation drivers, and DFT documentation. Use Python and AI tools for testing and dataset analysis, collaborate on firmware troubleshooting, and lead cross-functional root-cause investigations through closure.
Top Skills:
Ai Coding AgentsAltium DesignerCCanCurrent ProbesData Acquisition SystemsDatabricksDigital MultimetersE-FusesEcuElectronic LoadsEthernetIso 16750Iso 26262Iso 7637LinLtspiceOscilloscopesPcbaPower SuppliesPspicePythonSentSimetrixSource Measure UnitsSpiSwitch MatricesUdsXcp
What you need to know about the San Francisco Tech Scene
San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
