Velaura AI, Inc. Logo

Velaura AI, Inc.

Design Verification Engineer

Posted 4 Hours Ago
Be an Early Applicant
In-Office
Santa Clara, CA, USA
150K-250K Annually
Entry level
In-Office
Santa Clara, CA, USA
150K-250K Annually
Entry level
Develop and execute verification strategies for a next-generation Physical AI SoC. Build SystemVerilog and UVM environments, assertions, checkers, scoreboards, and formal verification flows. Verify digital blocks, memory systems, interconnects, processors, DMA engines, and complete HW/SW behavior. Perform performance, latency, QoS, emulation, FPGA prototyping, pre-silicon bring-up, post-silicon debugging, and hardware-software root-cause analysis.
The summary above was generated by AI
Role Overview
We are looking for talented Design Verification Engineers to help verify and deliver Velaura’s next-generation Physical AI SoC. In this role, you will work closely with architects, RTL engineers, software engineers, and system teams to verify complex hardware blocks and system-level behavior across the entire platform.You will help establish confidence in the correctness, performance, reliability, and safety of the architecture—from individual RTL blocks to complete HW/SW systems running real-world workloads. We welcome engineers at all experience levels who enjoy understanding systems, finding corner cases, and solving challenging technical problems.

    Responsibilities

    ● Develop and execute verification strategies for key portions of the Velaura SoC.

    ● Build verification environments using SystemVerilog, UVM, C/C++, assertions, formal verification, emulation, and related methodologies.

    ● Collaborate with architects and RTL engineers to define verification plans, coverage goals, and correctness criteria.

    ● Verify compute engines, memory subsystems, interconnect fabrics, control processors, DMA engines, and other critical SoC infrastructure.

    ● Perform HW/SW co-verification involving firmware, drivers, runtime software, and operating system interactions.

    ● Verify performance, latency, bandwidth, QoS, and real-time system behavior under representative workloads.

    ● Develop assertions, checkers, scoreboards, and automated verification infrastructure.

    ● Participate in emulation, FPGA prototyping, and pre-silicon software bring-up activities.

    ● Drive bug investigation, root-cause analysis, and debug across hardware and software boundaries.

    ● Post-silicon debug and root cause analysis.

    ● Leverage modern engineering tools, including AI-assisted verification workflows, to improve productivity, quality, and coverage.

    ● Contribute to a culture of technical excellence and continuous improvement.

    Required Qualifications

    ● Experience verifying complex digital systems.

    ● Strong analytical and problem-solving skills.

    ● Strong understanding of computer architecture, microarchitecture, SoC architecture and digital design fundamentals.

    ● Experience with SystemVerilog, UVM, C/C++, assertions, coverage-driven verification, and related methodologies.

    ● Familiarity with formal verification techniques and tools.

    ● Understanding of memory systems, interconnect fabrics, caches, DMA engines, processors, or accelerator architectures.

    ● Experience debugging complex system-level issues.

    ● Ability to work effectively in a collaborative, multidisciplinary engineering environment.

    Preferred Qualifications

    ● Experience with one or more of the following standards: ISO 26262, IEC 61508, IEC 61511, ISO 13849

    ● Experience with AI, machine learning, or edge AI hardware.

    ● Familiarity with robotics, drones, autonomous vehicles, or industrial automation systems.

    ● Experience verifying QoS, latency-sensitive, or real-time systems.

    ● Experience with HW/SW co-verification and system-level validation.

    ● Exposure to performance modeling, profiling, and workload characterization.

    ● Experience using modern AI tools and workflows to accelerate engineering productivity.

    ● Background in CPUs, GPUs, AI accelerators, networking and communications silicon, storage and data movement architectures, robotics and autonomous systems, automotive and ADAS platforms, aerospace and defense systems,
    real-time and safety-critical computing, or functional safety architectures and methodologies.

Why Velaura?

Velaura is building next-generation compute technology for cloud, edge, and Physical AI. Our solutions will enable robots, autonomous systems, drones, and other intelligent machines to operate efficiently in the physical world.
This is an opportunity to help build foundational technology at a time when the industry is undergoing fundamental change. You will work alongside experienced leaders, architects, engineers, and operators who have delivered industry-defining products across mobile, cloud, semiconductor, and AI platforms. If you enjoy solving difficult problems, working across disciplines, and helping shape the future of Physical AI, we would love to hear from you.

Equal Employment Opportunity and Accommodations

Velaura is an Equal Opportunity Employer that is committed to inclusion and diversity. Qualified applicants will receive consideration for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, disability or protected veteran status. We also take affirmative action to offer employment
opportunities to minorities, women, individuals with disabilities, and protected veterans.

Velaura is committed to working with qualified individuals with physical or mental disabilities. Applicants who would like to contact us regarding the accessibility of our website or who need special assistance or a reasonable accommodation for any part of the application or hiring process may contact us at: [email protected]. This contact
information is for accommodation requests only. Evaluation of requests for reasonable accommodation will be determined on a case-by-case basis.

Similar Jobs

130K-222K Annually
Senior level
Aerospace • Hardware • Information Technology • Security • Software • Cybersecurity • Defense
Leads FPGA design verification for electronic warfare systems by architecting SystemVerilog, UVM, OVM, and VHDL testbenches; developing constrained-random test plans; analyzing coverage; creating reusable verification IP; improving methodologies; and mentoring or leading verification teams. The role requires collaboration across sites, schedule and task management, and onsite work.
Top Skills: AsicBitbucketC++CadenceFpgaGitJavaJIRAMatlabMentor QuestaOvmPerlPythonSimulinkSystemverilogUvmVhdl
2 Days Ago
In-Office
Mountain View, CA, USA
120K-261K Annually
Senior level
120K-261K Annually
Senior level
Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
Own performance verification for fabric interconnect subsystems, covering traffic management, QoS, latency, bandwidth, and congestion. Define verification strategies and signoff criteria with architecture and design teams. Build UVM and formal verification environments, monitors, scoreboards, analytics, and visualization tools. Drive bug discovery, root-cause analysis, coverage, and debug through simulation and assertions. Improve verification automation, apply AI-assisted methods, and mentor engineers.
Top Skills: AmbaAssertionsChiCxlFormal VerificationIp VerificationPciePythonSocSystemverilogUvm
3 Days Ago
In-Office
Mountain View, CA, USA
143K-304K Annually
Expert/Leader
143K-304K Annually
Expert/Leader
Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
Lead formal verification of fabric interconnect architectures, IPs, subsystems, and reusable components through planning and signoff. Develop verification environments, assertions, abstraction models, checkers, and reusable collateral; perform root-cause analysis using formal analysis, simulation, and debugging; improve productivity through automation and AI-assisted methods; and mentor verification engineers. Collaborate with architecture, design, and verification teams across complex silicon projects.
Top Skills: Ai-Assisted Engineering ToolsAmbaAssertionsChiCoverage-Driven VerificationCxlFormal VerificationPciePythonSimulation-Based VerificationSystemverilogUvm

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account