Texas Instruments Logo

Texas Instruments

Digital IC Design Engineer

Posted One Month Ago
Be an Early Applicant
In-Office
Santa Clara, CA, USA
Expert/Leader
In-Office
Santa Clara, CA, USA
Expert/Leader
Architect and design high-speed mixed-signal SerDes and digital ASIC circuits for automotive audio-video systems. Responsibilities include architecture and microarchitecture definition, RTL coding, simulation, synthesis, timing closure, verification, debugging, evaluation, tapeout support, test-method development, documentation, and cross-functional collaboration. The role covers DisplayPort, MIPI, video processing, encryption, compression, and multiple AV streams.
The summary above was generated by AI

Change the world. Love your job.

We enable next generation of Audio-Video solutions in cars whether it is to enable self-driving in an ADAS system or rear-seat entertainment in an IVI system. You will be part of the team enabling high end experience in the future generation of cars.

In this position, you will be working on Architecting and Designing high-speed mixed-signal SerDes circuits using state-of-the art process technology, as well as be involved in the design of high-performance digital circuits interfacing to leading edge analog circuitry as part of an overall system. You will be working on multiple Audio-Video protocols including DisplayPort, MIPI CSI over CPHY/DPHY enabling solutions that require handling multiple AV streams, video processing, stream encryption and compression.

Your responsibilities will include defining architecture and micro-architecture, RTL coding, simulation, synthesis, timing closure, verification, evaluation, debugging of high-speed SerDes chips both at the circuit level and behavioral level.

As a design engineer, you will prepare test methods and specifications, assist in preparation of application information, data sheets and demo boards. You will develop solutions to complex problems through assessment of various techniques and approaches. You will plan and organize work to ensure timely completion of many independent tasks with general instructions on routine tasks and with detailed instructions on new assignments. 

This position involves routine communication with a highly talented team of analog and digital design engineers to solve problems and present information as well as active participation in work groups, providing ideas and collaborative teamwork.

Qualifications

Minimum requirements:

  • BSEE or equivalency 
  • 10 years of digital/mixed signal ASIC architecture/design experience
  • Successfully taped out multiple devices 
  • A thorough understanding of digital logic design 
  • Strong understanding of ASIC design flow from RTL to GDSII. 
  • Familiarity with the Verilog language and simulators 
  • A good understanding of analog functionality and exposure to analog IC design methods 
  • Ability to solve problems using a systematic approach

Preferred qualifications:

  • RTL coding and synchronous/asynchronous digital skills
  • Experience with SystemVerilog 
  • Knowledge of simulation tools like Xcelium, code coverage and debug tools 
  • Knowledge of PLL, SerDes, Encoders, Decoders, Video Compression, MIPI Standards, Video Encryption, DisplayPort, I2C and SPI
  • Synthesis, STA, Lint checkers, Clock domain crossing (CDC) checkers, Logic equivalence checking. 
  • Scripting skills in Perl, Tcl, Python etc.
  • Demonstrated strong analytical and problem-solving skills 
  • Strong verbal and written communication skills 
  • Ability to work in teams and collaborate effectively with people in different functions 
  • Strong time management skills that enable on-time project delivery 
  • Ability to work effectively in a fast-paced and rapidly changing environment 
  • Ability to take the initiative and drive for results
  • Demonstrated ability to build strong, influential relationships
  • Good listener and excellent verbal and written communication skills

Additional Preferred Experience/Skills

  • Familiarity with low power design techniques
  • Knowledge of DisplayPort including HDCP and DSC, MIPI CPHY/DPHY
  • Knowledge of UVM, SystemVerilog, constrained random and assertion-based verification methodologies
  • Knowledge or experience of FPGA prototyping and Palladium
  • Knowledge of MATLAB
  • Knowledge or experience with physical design flow
  • Strong time management skills that enable on-time project delivery
About Us
Why TI?
  • Engineer your future. We empower our employees to truly own their career and development. Come collaborate with some of the smartest people in the world to shape the future of electronics.
  • We're different by design. Diverse backgrounds and perspectives are what push innovation forward and what make TI stronger. We value each and every voice, and look forward to hearing yours. Meet the people of TI
  • Benefits that benefit you. We offer competitive pay and benefits designed to help you and your family live your best life. Your well-being is important to us. Please find our country-specific benefits here

About Texas Instruments
Texas Instruments Incorporated (Nasdaq: TXN) is a global semiconductor company that designs, manufactures and sells analog and embedded processing chips for markets such as industrial, automotive, data center, personal electronics and communications equipment. At our core, we have a passion to create a better world by making electronics more affordable through semiconductors. This passion is alive today as each generation of innovation builds upon the last to make our technology more reliable, more affordable and lower power, making it possible for semiconductors to go into electronics everywhere. Learn more at TI.com.

Texas Instruments is an equal opportunity employer and supports a diverse, inclusive work environment. All qualified applicants will receive consideration for employment without regard to race, color, religion, creed, disability, genetic information, national origin, gender, gender identity and expression, age, sexual orientation, marital status, veteran status, or any other characteristic protected by federal, state, or local laws.

If you are interested in this position, please apply to this requisition.
About the TeamTI does not make recruiting or hiring decisions based on citizenship, immigration status or national origin. However, if TI determines that information access or export control restrictions based upon applicable laws and regulations would prohibit you from working in this position without first obtaining an export license, TI expressly reserves the right not to seek such a license for you and either offer you a different position that does not require an export license or decline to move forward with your employment.

Texas Instruments San Francisco, California, USA Office

50 Francisco St, San Francisco, CA , United States, 94133

Texas Instruments San Jose, California, USA Office

San Jose, United States

Texas Instruments Santa Clara, California, USA Office

Santa Clara, United States

Texas Instruments Sunnyvale, California, USA Office

Sunnyvale, United States

Similar Jobs

3 Days Ago
In-Office
Santa Clara, CA, USA
Senior level
Senior level
Hardware • Semiconductor • Manufacturing
Designs digital circuitry for battery gauge mixed-signal SoCs, translating system requirements into microarchitecture, RTL, and production hardware. Owns the digital flow from RTL through GDSII, collaborates with analog, verification, validation, product, and test engineering teams, and supports first-pass production transfer. The role also improves architectures, develops embedded controller and DSP capabilities, automates design flows, and leads technical discussions and cross-functional collaboration.
Top Skills: ArmDigital Signal ProcessingGdsiiI2CRtlSpiSpmiSystemverilogUvmVerilog
9 Days Ago
In-Office
Cupertino, CA, USA
230K-323K Annually
Senior level
230K-323K Annually
Senior level
Aerospace
Designs, simulates, characterizes, and validates custom mixed-signal and digital interface circuits. Develops Liberty timing models across PVT, slew, load, and parasitic conditions; performs SPICE-based waveform analysis; automates characterization flows; and integrates models with synthesis, implementation, STA, signoff, and verification workflows. Collaborates with analog, digital, physical design, and verification teams while documenting methodologies and mentoring junior engineers.
Top Skills: Ade AssemblerAde ExplorerCadence LiberateCadence VirtuosoCmosDspfEldoExtracted-Netlist SimulationFastspiceFinesimFusion CompilerHspiceInnovusLiberty .LibMonte Carlo AnalysisPerlPrimetimePvt AnalysisPythonShellSkillSolido Characterization SuiteSpectreSpefSpiceStatic Timing AnalysisSynopsys SiliconsmartSystemverilogTclTempusTransistor-Level SimulationVerilogVerilog-AXa
One Month Ago
In-Office
Santa Clara, CA, USA
Mid level
Mid level
Hardware • Semiconductor • Manufacturing
Design, architect, and verify digital cores for battery charger ICs. Collaborate with systems and analog teams, create verification plans and simulation models, perform simulations and lab evaluations, support multiple projects, and improve design methodology and documentation.
Top Skills: CadenceGdsiiPythonRtlSystemverilogUvmVamsVerilog

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account