Broadcom Logo

Broadcom

IC Design Engineer

Reposted 3 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
144K-230K Annually
Expert/Leader
In-Office
San Jose, CA, USA
144K-230K Annually
Expert/Leader
Lead DFT planning and integration using Siemens Tessent. Manage ATPG/ATE interfaces, ATE bring-up and failure analysis. Drive test-time reduction, implement DFT across multi-power domains, and perform synthesis, formal verification, STA and simulation for DFT modes while troubleshooting and improving DFT flows.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Key DFT Responsibilities & Skills:
  • Tool Expertise: Extensive experience with the Siemens Tessent tool suite.
  • DFT Architecture & Integration: Responsible for top-level DFT planning and integration.
  • ATPG & ATE: Managing the ATPG (Automatic Test Pattern Generation) and ATE (Automated Test Equipment) interface, including ATE bring-up and failure analysis.
  • Test Optimization: Driving test time reduction strategies.
  • Synthesis & Verification: Handling synthesis, formal verification, and performing STA (Static Timing Analysis) & Simulation specifically for DFT modes.
  • Power Domain Management: Implementing DFT across multi-power domain designs.
  • Methodology & Support: Troubleshooting DFT-related issues and continuously driving DFT flow improvements.

Education & Experience:

Bachelors and 12+ years of related experience; at this level a post-graduate degree is typically expected or Masters degree and 10+ years of related experience


Compensation and Benefits


The annual base salary range for this position is USD 143,800.00 To USD 230,000.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.


Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.


Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.


If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

HQ

Broadcom Palo Alto, California, USA Office

Palo Alto, CA, United States

Broadcom Richmond, California, USA Office

13711 International Pl Unit 200, Richmond, British Columbia, V6V 2Z8, Canada, Richmond, Canada, V6V 2Z8

Broadcom San Francisco, California, USA Office

San Francisco, United States, 0

Broadcom San Jose, California, USA Office

1320 Ridder Park Drive, San Jose, CA, United States, 95131

Broadcom Santa Clara, California, USA Office

Santa Clara, United States, 0

Broadcom Sunnyvale, California, USA Office

190 Mathilda Pl, Sunnyvale, California, 94086-6076, United States, Sunnyvale, United States, 94086-6076

Similar Jobs

Yesterday
In-Office
San Jose, CA, USA
122K-195K Annually
Senior level
122K-195K Annually
Senior level
Software • Semiconductor • Manufacturing
Design and verify front-end RTL blocks for ASIC cores: define architecture, implement logic, perform synthesis, constraints, simulation and formal verification, analyze timing from physical implementation, debug Verilog designs, and collaborate across global teams within the full ASIC implementation flow.
Top Skills: Asic Implementation FlowCadence ConformalCadence Rtl CompilerDft/Scan MethodologyGitLiberty (Lib) Timing ModelsPerlPower AnalysisRtl SimulationSpyglassSvnSynopsys Design CompilerSynopsys FormalitySynopsys PrimetimeSynthesisTclTiming AnalysisVerilog
7 Days Ago
In-Office
Santa Clara, CA, USA
134K-201K Annually
Senior level
134K-201K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
Lead SoC digital design and integration efforts including RTL design in SystemVerilog, floorplanning, IP interconnection, CDC and timing closure, static checks, and post-silicon debug. Drive processor IP micro-architecture and collaborate with verification, physical design, DFT, and packaging teams. Use EDA tools, simulations, scripting (Python/Tcl), automation, and AI-enabled workflows to deliver tape-out quality silicon.
Top Skills: Arm AhbArm ApbArm AxiArm ChiArm Cpu CoresCdc (Clock Domain Crossing)CxlDesign For Test (Dft)Eda ToolsEthernetFunctional SimulationGate-Level SimulationPciePost-Silicon DebugPythonSoc IntegrationSoc Interconnect (Noc) ArchitecturesSystemverilogTclTiming Constraints/Static Timing Analysis
9 Days Ago
In-Office
Santa Clara, CA, USA
Mid level
Mid level
Hardware • Semiconductor • Manufacturing
Design, architect, and verify digital cores for battery charger ICs. Collaborate with systems and analog teams, create verification plans and simulation models, perform simulations and lab evaluations, support multiple projects, and improve design methodology and documentation.
Top Skills: CadenceGdsiiPythonRtlSystemverilogUvmVamsVerilog

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account