Cadence is the leader in hardware emulation-acceleration technologies and products. As a Physical Design Architect you will drive solutions for complex designs from synthesis to GDS through tape-out. You are knowledgeable about floorplan, clock construction, placement, routing, and signoff closure activities such as timing analysis, physical verification, and IR/EM. You have exceptional communication skills and can collaborate with partner RTL, DFT, and Architecture teams. As a senior engineer, you will contribute to further developing our tools and flows to improve design quality and execution.
Our emulation-acceleration system platform is the most advanced industry-leading configurable scalable system, generation after generation, used in labs and datacenters. At the heart of these systems are a multitude of interconnected highly complex high-performance computing (HPC) devices based on a proprietary Boolean processor architecture. This is a role in the core technology team.
Key Responsibilities:
The duties and responsibilities include:
- Drive solutions in logic synthesis, floorplan, place and route (PNR), clock construction
- Provide continuous improvement to existing tools, flows, and methodologies
- Optimize power, performance, and area to meet design requirements
- Experience with advanced process nodes and technologies
- Collaborate closely with cross functional teams to ensure proper design execution
- Work with R&D teams to improve Cadence’s suite of tools
- Close designs adhering to timing, power, IR/EM, and foundry specifications
Qualifications
- BS with a minimum of 15 years of experience OR MS with a minimum of 10 years of experience OR PhD with a minimum of 7 years of experience
- Successfully owned and driven blocks/SoCs to tape-out
- Comfortable in the latest advanced technology nodes
- Experience in at least one scripting language like PERL, Python, TCL, or Shell is preferred
- Self-motivated, team player with strong problem-solving skills to collaborate with teams to deliver results
- Excellent written and verbal communication skills
- BS/MS with 10-15+ years of relevant hands-on experience in physical design
Cadence Design Systems San Jose, California, USA Office
2655 Seely Avenue, San Jose, CA, United States, 95134
Cadence Design Systems Santa Clara, California, USA Office
Santa Clara, United States
Cadence Design Systems Sunnyvale, California, USA Office
Sunnyvale, United States
Similar Jobs
What you need to know about the San Francisco Tech Scene
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine



