Microsoft Logo

Microsoft

Principal Hardware Engineer

Reposted 3 Days Ago
Be an Early Applicant
In-Office
Mountain View, CA, USA
143K-304K Annually
Senior level
In-Office
Mountain View, CA, USA
143K-304K Annually
Senior level
Leads qualification and validation for HDD, SSD, NVMe, and PCIe solutions used in Azure infrastructure. Develops automated test suites and strategies covering performance, reliability, security, interoperability, error recovery, and fleet scenarios. Analyzes failures and field incidents, partners with suppliers on root-cause resolution, validates hardware, firmware, drivers, and system interactions, and leads cross-functional technical initiatives while mentoring engineers.
The summary above was generated by AI
Overview

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for engineers to help achieve that mission. 

The Azure Memory & Storage (AMS) Commodity Quality and Validation Engineering (CQVE) team is responsible for ensuring storage device quality, reliability, and compliance before deployment at Azure scale. 

We are seeking a Lead Engineer to drive the Certified Device List (CDL) qualification program for hard disk drives (HDDs), solid state drives (SSDs), and PCIe switches. This role will lead qualification and validation strategy, develop and enhance test suites, translate industry and Microsoft requirements into comprehensive test procedures, partner closely with suppliers, and drive continuous quality improvements based on fleet learnings.

The successful candidate will play a key role in delivering high-quality, reliable, and secure storage and PCIe solutions that meet Azure performance, compatibility, and reliability requirements while preventing validation escapes and fleet-impacting issues.


Responsibilities
  • Translate Microsoft, OCP, security, reliability, and platform requirements into comprehensive HDD, SSD, and PCIe Switch validation strategies, test plans, and qualification procedures.
  • Design, develop, automate, and maintain CDL test suites covering functionality, performance, reliability, error handling, recovery, power, security, interoperability, and fleet-specific scenarios.
  • Analyze fleet learnings, field incidents, and validation escapes to identify coverage gaps, reproduce failures in the lab, and continuously improve validation methodologies and test coverage.
  • Partner with HDD, SSD, and PCIe Switch suppliers to review qualification results, debug failures, drive root-cause analysis and corrective actions, and ensure compliance with Microsoft quality and certification requirements.
  • Validate storage and PCIe solutions across component, subsystem, and platform levels, including firmware, driver, hardware, and system interactions.
  • Lead cross-functional technical discussions with storage architecture, platform, firmware, driver, reliability, and datacenter engineering teams to resolve complex storage and PCIe issues.
  • Drive qualification readiness for next-generation HDD, SSD, NVMe, and PCIe Switch technologies, ensuring solutions meet Azure reliability, performance, security, compatibility, and serviceability requirements.
  • Influence validation standards and supplier methodologies, while mentoring engineers and providing technical leadership in storage and PCIe validation.

Qualifications

Required/minimum qualifications

  • Master's Degree in Electrical Engineering, Computer Engineering, Mechanical Engineering, or related field AND 7+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Mechanical Engineering, or related field AND 8+ years technical engineering experience OR equivalent experience

 

Other Requirements 

  • Ability to meet Microsoft, customer, and/or government security screening requirements, including passing the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter. 

 

Preferred Qualifications 

  • 8+ years of experience working with enterprise storage technologies, including HDDs, SSDs, SAS, SATA, PCIe or NVMe devices, with demonstrated expertise in storage architecture, performance, reliability, and failure analysis. 
  • 5+ years of experience leading development of validation strategies, qualification programs, test methodologies, or automated test frameworks for hardware products. 
  • Proven experience leading cross-functional technical initiatives and influencing product quality, validation requirements, or engineering roadmaps across suppliers, partners, and internal engineering organizations. 
  • Meaningful hands-on experience working with server platforms and storage subsystems. 
  • Understanding of SSD/HDD/PCIe architecture, storage fault modes, error handling, and recovery mechanisms. 
  • Familiarity with industry-standard PCIe and PCIe Switch architecture, protocols, topology, and error handling. 
  • Hands-on experience debugging and analyzing PCIe/PCIe Switch errors and interoperability issues. 
  • Windows/Linux driver or kernel development/debugging experience using C/C++. 
  • Exposure to SSD firmware development, firmware validation, and firmware/host interaction. 

#azurehwjobs   #SCHIE  #AMS #DRAM  #memory  #HDD  #PCIe Switch  #SAS  #SATA  #NVMe #storage


Hardware Engineering IC5 - The typical base pay range for this role across the U.S. is USD $142,800 - $274,800 per year. There is a different range applicable to specific work locations, within the San Francisco Bay area and New York City metropolitan area, and the base pay range for this role in those locations is USD $188,000 - $304,200 per year.

Certain roles may be eligible for benefits and other compensation. Find additional benefits and pay information here:
https://careers.microsoft.com/us/en/us-corporate-pay


This position will be open for a minimum of 5 days, with applications accepted on an ongoing basis until the position is filled.



Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, citizenship, color, family or medical care leave, gender identity or expression, genetic information, immigration status, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran or military status, race, ethnicity, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable local laws, regulations and ordinances. If you need assistance with religious accommodations and/or a reasonable accommodation due to a disability during the application process, read more about requesting accommodations.

Microsoft Mountain View, California, USA Office

1065 La Avenida, Mountain View, CA 94043, Mountain View, United States, 94043

Microsoft Palo Alto, California, USA Office

Palo Alto, United States

Microsoft San Francisco, California, USA Office

835 Market Street, Suite 700, San Francisco, CA 94103, San Francisco, United States, 94103

Microsoft San Jose, California, USA Office

San Jose, United States

Microsoft Sunnyvale, California, USA Office

Sunnyvale, United States

Similar Jobs

24 Days Ago
Hybrid
133K-226K Annually
Senior level
133K-226K Annually
Senior level
Aerospace • Hardware • Information Technology • Security • Software • Cybersecurity • Defense
Leads architecture, design, testing, verification, integration, and production transition for high-reliability digital circuit cards and modules. Responsibilities include FPGA and microprocessor circuit design, schematic and layout capture, signal integrity analysis, environmental testing, troubleshooting, documentation, defect resolution, customer and supplier coordination, and mentoring junior engineers.
Top Skills: Ddr3Ddr4EthernetFiber OpticsFpgaHyperlynxMatlabMentor/Siemens XpeditionMicroprocessorsMil-Std-1553PciePwb Layout And RoutingSerdesSignal Integrity Analysis
2 Days Ago
In-Office
Mountain View, CA, USA
143K-304K Annually
Senior level
143K-304K Annually
Senior level
Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
Leads development of automated and agentic debugging solutions for large-scale datacenter fleet health systems. Collaborates across hardware, firmware, and software teams to perform root-cause analysis, reduce defects, improve reliability, and create reusable fixes, runbooks, tests, and automated checks. Establishes operational limits, evidence standards, quality controls, and rollback mechanisms for AI-driven systems while using telemetry and reliability engineering methods to improve mission-critical infrastructure.
Top Skills: Ai AgentsAutomationCloud-Native Operating SystemsCpu ArchitectureDatacenter InfrastructureFirmwareFleet TelemetryHardware EngineeringMemory SubsystemsNetworkingSoc ArchitectureSoftwareStorageVirtualization
18 Days Ago
In-Office
Expert/Leader
Expert/Leader
Artificial Intelligence • Automotive • Semiconductor
Integrate and manage third-party memory interface IP across SoC development, from requirements and supplier oversight through integration, compliance, testing, and silicon validation. Advise design centers, lead provider reviews, manage statements of work and issue resolution, support bids, and assist with supplier 8D actions. The role requires expertise in DDR-family interfaces, ASIC design flows, DFT, timing, packaging, customer management, and limited post-silicon travel.
Top Skills: AsicDdrDesign-For-Test (Dft)Drc/LvsEmbedded Core TestingEmmcFormal VerificationGddrHbmLogic SynthesisLpddrMulti-Chip Integrated PackagingPhysical DesignScan TestingSocTiming Analysis

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account