Leads customer-facing pre-sales and post-sales support for Cadence digital IC implementation and signoff products. Provides expertise in synthesis, place and route, design closure, timing and power signoff, STA, and SDC debugging. Conducts presentations, demonstrations, benchmarks, and technical evaluations; improves implementation flows using Tcl, Perl, and shell scripting; collaborates with R&D; supports business cases; and mentors junior engineers.
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Job Description
The ideal candidate will be energetic, innovative and enthused with how to help customers, solve their toughest Digital Implementation problems using Cadence technology. Will drive Pre-sales and Post–sales activities at advanced nodes for Cadence Digital IC products.
Key Responsibilities
- Provide technical support to Cadence customers in the areas of Digital Design Implementation & Signoff including Synthesis, Place and Route, Design Closure, and timing/power signoff
- Guide customers on how to best utilize Cadence technologies to achieve their design goals and meet project schedules
- Conduct technical presentations and product demonstrations
- Drive technical evaluations/benchmarks to success
- Work closely with R&D to enhance the tools and methodologies to meet and exceed customer’s requirements
- Drive adoption and proliferation of Cadence tools and technologies
- Amend and augment the flow as needed using Tcl and/or other programming skills to meet objectives and improve results/flows
- Capture best practices and lessons learned from current evaluations/benchmarks and utilize to improve efficiency and success rate in next engagements
- Provide technical support, when developing business case for process improvement projects.
- Provide mentorship to junior engineers
Job Requirements
- Requires a BS or MS or PhD in EE with/or 10-12 years industry related experience in design and EDA (Digital Implementation/Signoff)
- Understands ASIC Design implementation process and steps
- Strong hands-on experience with Place & Route (Innovus, ICC2, Fusion Compiler)
- Exposure and experience with Synthesis (Genus, RTL Compiler, Design Compiler)
- Experience with EDA tools in the IC digital implementation & signoff flows (STA tools)
- Strong STA and SDC debugging abilities are required.
- Low power analysis, Clock design/analysis and hands-on 7/5nm technology node experience a plus.
- Automation skills using Perl, Tcl and shell scripting essential
- Strong analytical & analysis skills covering digital implementation is critical.
- Proven track record and experience working in a fast paced environment
- Excellent customer interaction & presentation skills
The annual salary range for California is $161,000 to $299,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We’re doing work that matters. Help us solve what others can’t.Cadence Design Systems San Jose, California, USA Office
2655 Seely Avenue, San Jose, CA, United States, 95134
Cadence Design Systems Santa Clara, California, USA Office
Santa Clara, United States
Cadence Design Systems Sunnyvale, California, USA Office
Sunnyvale, United States
Similar Jobs
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Leads manufacturing harness subsystem execution across engineering, production, procurement, and program management. Manages scope, schedules, budgets, cost performance, risks, earned value inputs, technical performance metrics, design changes, discrepancy reports, and hardware delivery. Develops product roadmaps, coordinates production capacity, supports manufacturing rates, and reports status to customers and stakeholders. Requires extensive technical experience, engineering or related education, harness lifecycle knowledge, leadership experience, and eligibility for a U.S. Top Secret/SCI clearance.
Top Skills:
ConfluenceEarned Value ManagementHarness DesignJIRAExcelMicrosoft PowerpointMicrosoft ProjectMicrosoft WordPcb DesignTechnical Performance MetricsWire Harness Product Lifecycle
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Leads the spacecraft avionics hardware engineering organization, setting technical direction, managing resources, schedules, budgets, risks, staffing, and program execution. Oversees engineering standards, design processes, manufacturing collaboration, quality and safety alignment, proposal estimates, and operational improvements. Develops managers and technical talent, approves engineering tools and budgets, and supports spacecraft development across national security programs.
Top Skills:
ConfluenceFpgasGitHdlcI2CJIRASpiVerilog
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Leads mission assurance across aerospace product lifecycles, chairing independent and readiness reviews, managing root-cause analyses, assessing hardware, software, and chemical hazards, and evaluating system readiness and requirements. The role supports complex aircraft and space mission systems through design, integration, testing, and field deployment while ensuring system, safety, and interface integrity.
Top Skills:
Aircraft Navigation SystemsAvionicsFuel SystemsHydraulic SystemsModel Based Systems Engineering (Mbse)Pneumatic Systems
What you need to know about the San Francisco Tech Scene
San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
