IntelliPro Group Inc. Logo

IntelliPro Group Inc.

Senior Analog Layout Engineer

Posted Yesterday
Be an Early Applicant
In-Office
Fremont, CA, USA
Senior level
In-Office
Fremont, CA, USA
Senior level
Develop production-ready analog and mixed-signal layouts from floorplanning through physical verification. Collaborate with circuit designers and project teams to optimize matching, parasitics, noise isolation, reliability, area, and performance. Perform DRC and LVS using Cadence Virtuoso and Calibre, resolve issues, support layout reviews and production release, manage competing priorities, and improve layout methodologies. Memory-circuit layout experience and familiarity with memory interfaces or emerging non-volatile memory technologies are preferred.
The summary above was generated by AI

We are seeking a Senior Analog & Mixed-Signal Layout Engineer to develop high-quality layouts for complex analog and mixed-signal circuits. You will work closely with circuit designers and project managers to deliver production-ready layouts that meet performance, area, reliability, and schedule requirements.

Responsibilities
  • Independently execute layout design for complex analog and mixed-signal blocks, from initial floorplanning through final physical verification.

  • Collaborate with circuit designers to understand circuit requirements and translate them into effective layout implementations.

  • Develop block-level floorplans and apply layout techniques to optimize matching, parasitics, noise isolation, and area.

  • Perform physical verification, including DRC and LVS, and resolve layout-related issues.

  • Ensure layouts meet project specifications, foundry requirements, and internal design guidelines.

  • Participate in layout reviews and prepare completed layouts for integration and production release.

  • Coordinate with project teams to manage priorities, communicate progress, and meet delivery schedules.

  • Contribute to improvements in layout methodology, tools, and best practices.

Required Qualifications
  • Bachelor’s degree in Electrical Engineering and 8+ years of relevant industry experience, or an equivalent combination of education and experience.

  • Strong experience in analog and mixed-signal layout for deep-submicron CMOS technologies, including recent hands-on experience with advanced process nodes.

  • Proficiency with industry-standard layout and physical verification tools, including Cadence Virtuoso and Calibre DRC/LVS.

  • Strong understanding of analog layout principles, including device matching, parasitic effects, shielding, isolation, and reliability considerations.

  • Demonstrated ability to independently complete complex layout blocks from floorplanning through physical verification.

  • Ability to manage multiple assignments and competing priorities while maintaining attention to detail.

  • Strong communication, collaboration, problem-solving, and decision-making skills.

Preferred Qualifications
  • Hands-on production layout experience with memory-related circuits, such as sense amplifiers, charge pumps, read/write assist circuits, PVT trackers, and power-gating circuits.

  • Familiarity with memory controllers or memory interfaces.

  • Experience with emerging non-volatile memory technologies.

HQ

IntelliPro Group Inc. Santa Clara, California, USA Office

3120 Scott Blvd, Ste 301, Santa Clara, CA, United States, 95054

IntelliPro Group Inc. Mountain View, California, USA Office

Mountain View, United States

Similar Jobs

One Month Ago
In-Office
149K-282K Annually
Senior level
149K-282K Annually
Senior level
Cloud • Information Technology • Internet of Things • Professional Services • Software
Owns analog and mixed-signal ASIC layout from floorplanning through physical verification, sign-off, tapeout, and post-silicon bring-up. The role focuses on high-speed optical interconnects, parasitic and thermal optimization, signal integrity, block-to-top integration, and advanced FINFET processes. Responsibilities include using custom layout and EDA tools, supporting tapeout flows, collaborating with circuit, packaging, and CAD teams, developing methodologies, and mentoring engineers.
Top Skills: AsicCadence VirtuosoCalibreDrcEm/Ir AnalysisErcFinfetLinuxLvsParasitic ExtractionPerlPythonSocTcl
2 Months Ago
In-Office
110K-176K Annually
Senior level
110K-176K Annually
Senior level
Software • Semiconductor • Manufacturing
Translate schematics into DRC/LVS-clean layouts for critical analog/RF IP blocks, collaborate on floorplanning, power/ground architecture, and device matching, and carry designs from initial floorplan through tape-out using industry EDA tools on advanced FinFET nodes.
Top Skills: Cadence VirtuosoDrcFinfetLvsMentor CalibrePllSerdesVirtuoso Vxl
2 Months Ago
Hybrid
Milpitas, CA, USA
Senior level
Senior level
Artificial Intelligence • Internet of Things
The Senior Analog & Mixed-Signal Layout Engineer will design layouts for high-performance CMOS data converters, ensuring adherence to quality methodologies and verification checks.
Top Skills: CmosDfmDrcEmErcIrLvsPerlPythonSkill

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account