Leads analog architecture and design for complex ATE ICs, including circuit development, schematic and layout reviews, verification, mixed-signal simulation, silicon bring-up, characterization, and debugging. Provides technical leadership across projects, mentors engineers, establishes design standards, and collaborates with engineering, product, and customer teams to guide future product direction.
As a Senior Staff Analog Design Engineer, you will serve as a technical leader within Elevate Semiconductor, helping shape the architecture and direction of our high performance ATE products. You will take on some of our most complex analog design challenges while providing technical guidance across projects and engineering teams.
This role combines hands on analog design with broader technical leadership, including driving key design decisions, advancing circuit architectures, mentoring engineers, and influencing the development of future products.
Responsibilities
- Define and lead analog architecture for complex ATE ICs and platforms
- Serve as a technical leader for analog design across multiple projects
- Develop innovative circuit techniques to improve performance, power, and density
- Lead and review schematic design, layout, verification, and silicon results
- Drive mixed signal simulation and system level analysis
- Mentor engineers and establish analog design best practices and standards
- Collaborate with engineering leadership, product teams, and customers to help shape technical direction
- Lead silicon bring up, characterization, and complex debug efforts
Requirements
- Bachelor’s degree in Electrical Engineering
- 12+ years of professional experience in analog IC design
- Deep expertise in analog CMOS circuit design and complex system level problem solving
- Extensive experience with feedback systems, stability analysis, and advanced compensation techniques
- Proven track record of successfully delivering ICs into high volume production
- Expert level proficiency with analog and mixed signal EDA tools
- Demonstrated ability to provide technical leadership, influence design decisions, and communicate complex technical concepts clearly
The anticipated annual base salary range for this position is $175,000.00 to $200,000.00. Actual compensation will be determined based on factors such as experience, skills, qualifications, education, location, and business needs.
In addition to base salary, employees may be eligible for incentive compensation and a comprehensive benefits package. This salary range represents the Company's good-faith estimate of the compensation it reasonably expects to pay for this position at the time of posting.
Similar Jobs
Semiconductor • Manufacturing
Designs, simulates, verifies, and refines multi-gigabit PAM4 SerDes IP and analog/mixed-signal receiver blocks, including TI-SAR ADCs, CTLE, DFE, and AFE components. Responsibilities include CDR development, high-speed testing with oscilloscopes and BERT, analog-digital interface verification, layout optimization, clock and synchronization design, and IP documentation. The engineer collaborates with system and test teams on high-speed interfaces, packages, boards, and system clocks for image sensor and bridge chip products.
Top Skills:
AfeBertCadenceCdrClock TreesClock-Domain CrossingCtleDfeOscilloscopesPam4RtlSerdesSpectremdlSpiceTi-Sar Adc
Semiconductor • Manufacturing
Design and optimize transistor-level analog and mixed-signal circuits for CMOS image sensors. Perform block, transistor-level, and whole-chip simulations; oversee floor planning and layout using Cadence Virtuoso and Calibre. Define sensor readout timing, collaborate with verification, process, test, and applications teams, and debug and characterize fabricated sensors. Research new circuits, develop innovative solutions, and support products from concept through release.
Top Skills:
Cadence VirtuosoCalibreCmosCmos Image Sensors
Fintech • HR Tech
Leads product design for Gusto’s Consumer Banking and SMB Banking products. Manages and grows a design team, establishes shared rituals and planning practices, coaches designers, partners with product and engineering leaders, and stays hands-on with high-stakes design decisions. The role collaborates with Risk, Compliance, Legal, Data, and Operations on regulated financial products while setting quality standards, supporting career development, and representing Banking design needs to senior leadership.
Top Skills:
Artificial IntelligenceIdentity VerificationKybKycMoney Movement Rails
What you need to know about the San Francisco Tech Scene
San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
