Design and implement DFT (scan, MBIST, ATPG), verify test patterns via gate‑level simulations, perform post‑silicon diagnosis, and collaborate with synthesis, STA, physical design, and test engineers to debug DFT issues and bring up test vectors on silicon. Automate flows using TCL and use Tessent/Synopsys tools for implementation and verification.