Top Tech Jobs & Startup Jobs in San Francisco Bay Area, CA

Leads DFT architecture and implementation for chiplets, PHYs, controllers, and 2.5D/3DIC systems. Develops scan, BIST, ATPG, hierarchical test access, die-to-die test, KGD screening, and customer-ready DFT collateral. Partners with digital, analog, physical design, verification, STA, and test engineering teams. Owns DFT tools, constraints, coverage, simulation, post-silicon debug, ATE pattern bring-up, and methodology development.

Own Jenkins-based RTL quality and release-promotion pipelines across lint, CDC, RDC, synthesis, and STA. Build QoR tracking, automated quality gates, waiver management, and evidence generation. Develop LLM-driven tooling to triage violations, create annotated pull requests, check spec-to-RTL consistency, and generate documentation. The role requires strong Python, hardware-flow knowledge, CI/CD expertise, and practical LLM integration experience. It is fully onsite Monday through Friday in the Bay Area, Vancouver, or Toronto.

Lead product strategy and execution for die-level co-packaged optics, selecting and qualifying VCSELs, photodetectors, lenses, and fiber interfaces; define assembly-aware optical specs, drive optical-electrical co-design within foundry constraints, and coordinate cross-functional alignment with silicon, packaging, and marketing teams.

The Senior Staff Physical Verification Engineer leads all physical verification activities including DRC, LVS, and DFM for advanced chip designs, ensuring compliance across multiple foundries and technologies.

Lead architecture and RTL implementation of high-speed SerDes digital IP (224G/448G PAM4), including DSP equalization, CDR, FEC, PHY control, RTL quality, AMS integration, tapeout coordination, standards work, firmware interfaces, and post-silicon debug.

Lead the verification of Serdes systems, develop UVM/SV testbenches and test cases, and mentor junior engineers while ensuring design quality and integration.

As a Signal and Power Integrity Engineer, you'll develop packaging solutions for chiplet interconnects, optimizing performance through simulation, measurement, and collaboration with cross-functional teams.

Lead the frontend digital design of D2D PHY for chiplet systems, optimizing performance and collaborating across teams while mentoring junior designers.

Lead end-to-end execution of IP, ASIC, and chiplet platform programs from architecture through production readiness. Build and manage integrated schedules, drive critical-path closure, coordinate cross-functional engineering teams, manage vendors and customers, mitigate risks, control budget and resources, run technical reviews, and report program health to executives while improving program processes and tooling.

The Principal Digital Verification Engineer will lead technical verification of chiplet products, develop UVM-based test environments, execute verification plans, and mentor junior engineers.